# STARS

University of Central Florida
STARS

**Retrospective Theses and Dissertations** 

Fall 1980

# A Real Time Microprocessor Based Digital Filter Implementation

Mark H. Shaver University of Central Florida

Part of the Engineering Commons Find similar works at: https://stars.library.ucf.edu/rtd University of Central Florida Libraries http://library.ucf.edu

This Masters Thesis (Open Access) is brought to you for free and open access by STARS. It has been accepted for inclusion in Retrospective Theses and Dissertations by an authorized administrator of STARS. For more information, please contact STARS@ucf.edu.

#### **STARS Citation**

Shaver, Mark H., "A Real Time Microprocessor Based Digital Filter Implementation" (1980). *Retrospective Theses and Dissertations*. 518. https://stars.library.ucf.edu/rtd/518



#### A REAL TIME MICROPROCESSOR BASED DIGITAL FILTER IMPLEMENTATION

BY

MARK HAROLD SHAVER B.S., Purdue University, 1973

#### RESEARCH REPORT

Submitted in partial fulfillment of the requirements for the degree of Master of Science in Engineering in the Graduate Studies Program of the College of Engineering at the University of Central Florida at Orlando, Florida

Fall Quarter 1980

#### A REAL TIME MICROPROCESSOR BASED DIGITAL FILTER IMPLEMENTATION

BY

MARK H. SHAVER

#### ABSTRACT

A major break-through in the real-time digital simulation of dynamic models has occurred with the introduction of the Intel 2920 digital signal processing chip. The problems and potentials for this new device are demonstrated by implementing an elliptic function digital low pass filter via the bilinear z-transform approach. The software implementation is presented. Debugging and software verification are accomplished via manufacturer's simulation software tools. The hardware performance is verified in the laboratory.

The results of these efforts point to much promise for wide scale applications, however, problems associated with performance indicate early version chip problems.

Fred C. Limons

Director of Research Report

#### ACKNOWLEDGMENT

This paper was made possible by continued support from Dr. Herbert C. Towle in the use of the Intel Development systems. I thank Dr. Towle also for the introduction to personnel at the Naval Training Equipment Center in Orlando, Florida, who kindly gave me access to test hardware and allowed use of their development system. Finally, I owe a great debt of gratitude to Dr. Fred O. Simons Jr. for his support, enthusiasm, and outstanding example of excellence he set for me.

#### PREFACE

This paper attempts to determine a practical hardware digital filter implementation example using an INTEL 2920 digital signal processing chip. The emphasis here is not on the choice and design of the filter, but is on the practical steps and the use of available development aids to arrive at the software for the final hardware PROM resident on the 2920.

The paper assumes a knowledge of digital filter terminology and techniques. The software is developed with the aid of a programmable HP-29C calculator and an INTEL microprocessor development system, hence, frequently the details of the design require knowledge of these systems.

Chapter I is a demonstration of how to arrive at a set of coefficients for the digital filter. Included are techniques for testing the frequency response and predicting the response to step, pulse, sinewave, and squarewave inputs.

Chapter II is a demonstration of how to convert the coefficients to a base two representation which is optimal in the sense that it will minimize the number of steps required for a multiplication. There follows a discussion of sensitivity to coefficient variation

iv

and a practical method of estimating the precision to which the coefficients must be specified. Precision is obtained at the expense of memory and time and therefore should not be overspecified.

Chapter III is an illustration of the development of software using development aids. It is not intended to be a comprehensive discussion of the use of the INTEL systems or assembly language, or to replace the available manuals. The purpose is to illustrate the sequence of events necessary to create a source program, debug it, and simulate the filter's response.

# TABLE OF CONTENTS

REFACE
.IST OF TABLES
.IST OF FIGURES
NTRODUCTION
HAPTER I. DIGITAL FILTER COEFFICIENTS
CHAPTER II. OPTIMUM BINARY REPRESENTATION
HAPTER III. SOFTWARE DEVELOPMENT AIDS
HAPTER IV. HARDWARE CONSIDERATIONS AND PERFORMANCE
HAPTER V. CONCLUSION
PPENDIX A
PPENDIX B
PPENDIX C
IST OF REFERENCES

÷

# LIST OF TABLES

1.	DIGITAL FILTER COEFFICIENTS	5
2.	PREDICTED ANALOG FREQUENCY RESPONSE OF THE DIGITAL FILTER	6
3.	PREDICTED STEP AND PULSE RESPONSE OF DIGITAL FILTER	7
4.	APPROXIMATE REPRESENTATION FOR FILTER COEFFICIENTS	13
5.	ESTIMATED SENSITIVITY AND VARIANCE OF RESPONSE TO COEFFICIENTS	14
6.	CONFIDENCE FACTOR AND CORRESPONDING NUMBER OF STANDARD DEVIATIONS	15
7.	SENSITIVITY DATA · · · · · · · · · · · · · · · · · ·	16
8.	LIST OF TEST EQUIPMENT	32
9.	LIST OF HP-29C PROGRAM STEPS FOR FREQUENCY RESPONSE	35
10.	HP-29C COEFFICIENT STORAGE LOCATIONS FOR FREQUENCY RESPONSE	36
11.	HP-29C STORAGE LOCATIONS FOR COEFFICIENTS AND TEST DATA FOR SIMULATION	37
12.	PROGRAM STEPS FOR SIMULATION ON HP-29C	39

ŧ.

# LIST OF FIGURES

1.	DIGITAL FILTER BLOCK DIAGRAM
2.	GRAPH OF MINIMUM REQUIRED BITS VERSUS $\Delta M_{max}$ WITH CONFIDENCE FACTOR (y) AS A PARAMETER
з.	SCHEMATIC DIAGRAM OF 2920 TEST BOARD
4.	DIGITAL FILTER TEST SETUP
5.	PREDICTED AND MEASURED FREQUENCY RESPONSE 29
6.	PREDICTED AND MEASURED RESPONSE TO CHANGE OF INPUT POLARITY (1 VOLT D.C.)

#### INTRODUCTION

A complete digital filter in the sense used in this paper consists of all the hardware and software necessary to perform an analog filtering function with digital circuits rather than analog components. Figure 1 illustrates the processing of the major components in a digital filter. An analog component circuit can be replaced by an analog to digital converter, a digital processor, and a digital to analog converter. Some of the benefits which can be realized by doing this are:

1. A high speed processor could actually process a number of multiplexed signals, performing analog processing functions on a number of independent channels.

 The processing function is permanent in software, unless deliberately changed, and will not drift with age.

3. The processing function can be changed without changing components, merely by changing software.

4. Accuracy can be made very high and can be changed merely by changing software.

5. Processing, which previously required large components such as inductors in low frequency filters, can now be performed by very small digital circuits.

The type of processor chosen to implement this example was an INTEL 2920 digital signal processing chip. It combines on a single chip the analog to digital converter, multiplexers, digital processor, digital to analog converter, read only memory for program storage, and access memory for scratch pad calculations. The conversion processes and the multiplexing can all be controlled by software.





#### I. DIGITAL FILTER COEFFICIENTS

In this chapter, the process for converting an analog prototype function into a set of digital filter coefficients will be domonstrated. Then the techniques for testing and predicting the response of the digital filter will be demonstrated.

This part of the implementation process can be broken down into the following major steps.

- A. Determine the desired analog transfer function.
- B. Determine the sample frequency.
- C. Apply the bilinear 2 transform.
- D. Predict the response of the filter.

Determining the analog transfer function would consist of using design tables and graphs to decide on an appropriate approximation function. This function should be factored into single real poles and zeroes, and pairs of complex conjugate poles and zeroes so that it may be implemented as first and second order sections to reduce quantization errors. An elliptic function prototype was chosen to test the feasability of implementing the pure imaginary zeroes despite roundoff and quantization errors. The prototype Laplace transfer function selected was

$$H(s) = \frac{0.083974(s^2 + 17.48528)}{s^2 + 1.35715s + 1.55532}$$

and was taken from Daryanani (1).

A sample frequency of 12 KHz was chosen for the first calculation. It was decided to force the pure imaginary zeroes to correspond to a frequency of 2 KHz. The final transfer function of the digital filter second order section is of the form

$$H(z) = \frac{a_0 + a_1 z^{-1} + a_2 z^{-2}}{1 + b_1 z^{-1} + b_2 z^{-2}}$$

According to the procedure given by Stanley (2), the coefficients were found and are listed in Table 1. The interesting relationship between the numerator coefficients is due to the frequency of the zeroes being chosen as exactly one third of the folding frequency and was discovered entirely by accident.

#### TABLE 1

DIGITAL FILTER COEFFICIENTS

Coefficient	Value
a <sub>0</sub>	0.092001558
a1	-0.092001558
<sup>a</sup> 2	0.092001558
bl	-1.594733202
<sup>b</sup> 2	0.692054049

The correctness of the transformation can be verified

by testing the frequency response. This is done by replacing z in H(z) by  $e^{j2\pi fT}$  where T is the reciprocal of the sampling frequency, and evaluating the magnitude of the transfer function at desired frequencies. This was done on an HP-29C calculator. The program is listed in Appendix A. The resultant frequency response is listed in Table 2. For purposes of debugging the

#### TABLE 2

#### PREDICTED ANALOG FREQUENCY RESPONSE OF THE DIGITAL FILTER

Gain	20Log(Gain)	
0.94534	-0.488	
0.99998	-0.000	
0.56582	-4.946	
0.06031 10	-24.39	
1.64 x10 <sup>-10</sup>	-195.7	
0.08397	-21.52	
	Gain 0.94534 0.99998 0.56582 0.06031 1.64 x10 <sup>-10</sup> 0.08397	

the software, it is desirable to predict the transient response to a few basic waveforms such as step and pulse waveforms. A program which will predict such responses using an HP-29C Calculator is listed in Appendix A. The responses are listed in Table 3. The primary usage of the predicted response to these two inputs was in determining the input scaling necessary to avoid saturation in the actual filter.

# PREDICTED STEP AND PULSE RESPONSE OF DIGITAL FILTER

Number	Response To Step	Response To Pulse
0	0.0	0.0
1	0.092	0.092
2	0.147	0.055
3	0.262	0.116
4	0.409	0.146
5	0.562	0.154
6	0.706	0.144
7	0.829	0.123
8	0.925	0.096
9	0.993	0.069
10	1.050	0.043
11	1.057	0.021
12	1.061	0.004
13	1.052	-0.009
14	1.035	-0.016
15	1.015	-0.020
20	0.938	0.009
25	0.934	0.0023
30	0.945	0.0016
35	0.947	-0.0002

#### **II. OPTIMUM BINARY REPRESENTATION**

In this chapter the coefficients will be expressed as sums and differences of powers of two. Using this method, one can minimize the number of steps required for a multiplication of the contents of a register by a coefficient. The coefficients can be converted with as much precision as desired, but at the expense of time and memory, hence, a method of investigating the tradeoffs is considered.

The multiplies are of the form

 $x(n) = a_0 \cdot w(n-1)$ 

where x(n) and w(n-1) are register contents and  $a_0$  is a coefficient. Standard conditional add routines are possible on the INTEL 2920 but require that every bit in a register be tested out to the required precision wasting instruction cycles on bits which are zero. A different method was used which exploits the zero bits by eliminating cycles corresponding to them and by allowing subtraction as well as addition. The result is a much faster multiply which is important in real time applications. This method is only possible if the coefficients are constant and known at the time of programming. This method is discussed in Intel's 2920 Assembly Language Manual (3). As an example, the coefficient  $a_0$  can be approximated as  $2^{-3} - 2^{-5} - 2^{-9} + 2^{-12} - 2^{-15} - 2^{-17} - 2^{-20}$ , which would evaluate to 0.092001915. This would be implemented in software as a series of addition and subtraction with shift operations. Multiplying a binary number by  $2^{-n}$  corresponds to shift-ing right by n bits. A few of the steps would appear as:

Shift w(n-1) right 3 bits and store in x(n)Shift w(n-1) right 5 bits and subtract from x(n)Shift w(n-1) right 9 bits and subtract from x(n)Shift w(n-1) right 12 bits and add to x(n)Etc.

The advantage of this method is that the powers of two which are not used do not use any program steps or memory and the use of subtraction as well as addition allows the approximation to converge on the desired value in fewer steps. A program for use on an HP-29C to find the binary representation of the coefficients is listed in Appendix A. The assembly language manual for the INTEL 2920 (3) also has an algorithm which yields the same results. The approximations for the coefficients are listed in Table 4. The coefficients in Table 4 were specified to at least  $2^{-20}$  which is less than  $10^{-6}$ . The digital to analog conversion process consists of sending the nine most significant bits of the desired register to an analog to digital converter. The most significant bit is the sign bit, therefore, the output can be resolved to  $2^{-8}$  or 0.00390625. In deciding how many bits to use for a constant several factors must be considered, as even the least significant bit can affect the ninth bit of the result by a series of carries. The specification of a constant therefore involves the probability of affecting the least significant bit of the result.

The method illustrated here for determining the required coefficient precision is taken from Crochiere (4) and modified. The first step is to determine the maximum allowable shift in the amplitude response of the filter, referred to as  $\Delta M_{max}$ . For example, suppose 2.6 KHz is the frequency where the least margin between the requirements and the approximation function exists. Further, suppose that the filter requirements are to have a loss of 27.5 dB at 2.6 KHz and that the actual loss is 27.53 dB.  $\Delta M_{max}$  is 1.454 x 10<sup>-4</sup> in this case.

The second step is to define the sensitivities of the response to variations in the coefficients. These sensitivities are found by taking partial derivitives of the response function with respect to the coefficients. These derivitives would be tedious to take. The sensitivities were actually estimated by allowing a coefficient to vary slightly and calculating the change in the response. The ratio of change in response to the change in the coefficient is then an estimate of the sensitivity. This relationship is

$$S_{c_{i}} = \frac{\Delta H(e^{j} \omega T)}{\Delta^{c_{i}}} \bigg|_{\omega = \omega_{c}}$$

where  $S_{c_1}$  is the estimate of the sensitivity, and  $c_1$  is one of the coefficients. The advantage of estimating the sensitivity is that since the response was already programed it was a simple matter to let the coefficient of interest vary slightly and to calculate the resultant change in response. Once the sensitivities are found, define a variance,

$$S_T^{2} = \sum_{i=1}^m S_c_i^2$$

The sensitivity estimates and variance estimates are tabulated in Table 5.

The next step is to define a confidence factor (y), as the probability that the response will not exceed the requirements. Using standard normal distribution tables find  $x_1$  from the relationship that y is the probability that the unit normally distributed variable x is between positive and negative  $x_1$ . Some useful confidence factors and their corresponding value of  $x_1$  are shown in Table 6. The largest allowable quantization step can now be found from

$$q \leq \frac{\sqrt{12} \Delta M_{max}}{x_1 S_T}$$
$$q = 2^{-k}$$

and

where k = positive integer

The coefficients must be specified to the k<sup>th</sup> bit beyond the radix. Some data calculated to investigate the tradeoffs between precision, confidence factor, and allowable shift in response are tabulated in Table 7.

A graph of the required number of bits beyond the radix versus the allowable response change is shown in Figure 2 with confidence factor as a parameter. The designer could now inspect his approximation function for the least margin, and tradeoff probability of remaining within this margin against program length. It is suggested here that this result could actually be decreased for the coefficients which have the least sensitivity at the least margin frequencies. It would not make sense to waste memory on coefficients which hardly affect the response.

APPROXIMATE REPRESENTATION FOR FILTER COEFFICIENTS

Coefficient

Binary Approximation

 $a_0$   $2^{-3}$  -  $2^{-5}$  -  $2^{-9}$  +  $2^{-12}$  -  $2^{-15}$  -  $2^{-17}$  -  $2^{-20}$ 

 $a_1$   $-2^{-3} + 2^{-5} + 2^{-9} - 2^{-12} + 2^{-15} + 2^{-17} + 2^{-20}$ 

a<sub>2</sub> Same as a<sub>0</sub>

 $-2^{1}$  +  $2^{-1}$  -  $2^{-3}$  +  $2^{-5}$  -  $2^{-10}$  -  $2^{-18}$  -  $2^{-19}$  -  $2^{-20}$ p1  $2^{-1} + 2^{-3} + 2^{-4} + 2^{-8} + 2^{-11} + 2^{-13} + 2^{-15} + 2^{-17} - 2^{-21}$ b2

.

### ESTIMATED SENSITIVITY AND VARIANCE

OF RESPONSE TO COEFFICIENTS

Coefficient (C <sub>i</sub> )	(S <sub>c;</sub> ) <sup>2</sup> at 2.0 KHz	(Sc;) <sup>2</sup> at 2.6 KHz
a <sub>0</sub>	1.583058	0.026316
a1 a2	1.583058	0.026316
ьо ь1	$3.78 \times 10^{-11}$ 1.08 x 10 <sup>-11</sup>	0.001020
Totals (Variance)	$s_{\rm T}^{2} = 5.0121$	$s_{T}^{2} = 0.66524$

#### CONFIDENCE FACTOR AND CORRESPONDING NUMBER OF STANDARD DEVIATIONS

Confidence	Number of Standard
Factor (y)	Deviations (x <sub>1</sub> )
0.950	1.96
0.980	2.33
0.997	3.00

r	-		
2	1		
-	Y		
E	-	11	

# SENSITIVITY DATA

Minimum Bits Beyond Radix	26 26 26	17 18 18	999	886	14 14 15
Confidence Factor (y)	.95 .98 .997	. 95 . 98 . 997	.95 .98 .997	.95 .98 .997	.95 .98 .997
Attenuation Of Chosen Approximation Function	Infinite	Infinite	27.53 dB	27.53 dB	27.53 dB
Hypothetical Desired Attenuation	150 dB	100 dB	25 dB	27 dB	27.5 dB
Assumed Frequency Of∆M <sub>max</sub>	2.0 Khz	2.0 KHz	2.6 KHz	2.6 KHz	2.6 KHz



Figure 2. Graph of minimum required bits beyond radix versus  $\triangle M_{max}$  with confidence factor (y) as a parameter.

#### III. SOFTWARE DEVELOPMENT AIDS

This chapter is devoted to a description of the use of the software development aids to produce the final version of the software which will be put into ROM for use by the digital filter microprocessor.

To cold start the development system and enter ISIS mode (5);

 Turn on the power switches on the disk drive and the display unit.

2. Insert an ISIS disk (any disk which has all the ISIS files on it) into drive zero, (the drive on the right side) and close the door.

3. Push the reset button. After a few seconds, the display should read, "ISIS II VERSION 4.0"

To prepare a disk for use on the development system; 1. Insert a fresh disk into drive one.

2. Type, "FORMAT :Fl:(name) S"

(name) can be any six letters except ISIS commands. It will take the system a few minutes to format the new disk. It will prompt for a new command when finished, by typing a hyphen.

3. Copy all 2920 software files onto the new disk.

To do this first type, "DIR O I" This will copy a directory of the disk in drive zero onto the conscle. Any file name which deals with the 2920 must be copied to your disk. One such file is SM2920.SFT. To copy this, type, "COPY : FO: SM2920.SFT TO : F1: SM2920.SFT" Repeat this for all 2920 files. Now obtain a directory of your disk by typing, "DIR 1 I" and verify that all 2920 files have been copied to your disk. To obtain a permanent record of your directory, type, "DIR 1 I TO :LP:" Turn on the line printer and press the select burron. The disk in drive zero can now be removed and the newly formatted disk inserted there. This is not necessary, but if done, file names do not need to be preceded with :F#:, as the computer will assume a file is located in drive zero if not preceded with a drive number. This means less typing for the operator.

To create an assembly language source file for use by the 2920:

1. Type, "EDIT (name)"

(name) is the name of the program to be created such as DIGF.SRC. The computer should respond by typing, "ISIS II TEXT EDITOR VERSION (#)" This is an interactive program which has a number of commands of its own, which allow the operator to type in new text,

make corrections, and save the new or edited program on disk. To exit back to ISIS, type, "EXIT"

Copy your new source program to the line printer
 by typing, "COPY (name) TO :LP:"

To assemble the program invoke the assembler by typing, "AS2920 (name) (controls)" (name) is your program name. and (controls) are additional commands which tell the assembler what type, format, and name of files to create during the assembly process and where to put them (3). The two end results of interest are a list file and an object file. The list file is a copy of your source program line for line, with the associated hexadecimal object code generated during assembly. It also includes error messages. Use the ISIS Copy command to copy the list file to the line printer. The hexadecimal object code file is the actual code which must be put into 2920 ROM. These two files are created automatically during assembly and stored on your disk. See (3) for an explanation of the names for these two files. If errors were made, they can be corrected by going back to the text editor or during the simulation phase. A typical assembler listing is included in Appendix B.

It is desirable to simulate the execution of the 2920 software for debugging purposes and to predict the response of the filter.

1. To load the simulator program and your object

file; type, "SM2920.SFT" This calls the simulator program (6). All commands to the simulator must be terminated with the ESC key.

2. If a record of the simulation session is desired, type, "LIST (device)" (device) is either a line printer, disk file, or the console, and the listing device may be changed any number of times. Examples, "LIST:LP:" "LIST "F1"DIGF.SIM" "LIST :CO:" 3. To load your object program type, "LOAD (name)" Examples, "LOAD DIGF.HEX" "LOAD :F1: DIGF.HEX" 4. ROM and RAM contents may be examined and modified at this point.

5. To get ready for simulation, set the input functions by typing, "IN# = (function)" Examples, "IN1 = 1" "IN1 = SIN(TPI\*200\*T)" The second example sets the input value at input one to sin(27200t).

Set program duration by typing, "TPROG = (#)"
 TPROG is related to clock frequency by;

$$\frac{1}{\text{TPROG}} = \frac{f_c}{4 \text{ X (PROGRAM LENGTH)}}$$

Where f<sub>c</sub> is the clock frequency and PROGRAM LENGTH is the number of steps in the program. 7. Set the breakpoint. This tells the computer when to stop simulation. Type, "B = (CONDITION)" Examples, "B = NEVER" "B = T GT .004" (stops when time is greater than .004 seconds.) "B = PC = 50" (stops when the program counter reaches 50.)

8. Initialize RAM locations and DAR to any desired initial conditions.

9. Set trace. This tells the computer what data to collect. Type, "TRACE = (string)" (string) is a string of variables, expressions, RAM contents, or nearly anything imaginable which the operator wants to be recorded. Example, "TRACE = T, RAMO, IN1, RAM5, T/TINST, OUT1"

10. Set the qualifier. This tells the computer when to collect trace. Type, "Q = (condition)" Examples, "Q = ALWAYS" (Trace is collected after each program step is executed.) "Q = PC = 8 AND DAR GT .5" (Collect trace if program counter is equal to eight and DAR contents exceed 0.5.) 11. To begin simulation, Type, "S FROM O" This resets simulation time to zero.

Or, type, "S" This starts simulation with simulation time equal to the time at which simulation was last stopped. To stop simulation, press the ESC key. A typical simulation session is listed in Appendix C.

#### IV. HARDWARE CONSIDERATIONS AND PERFORMANCE

In this chapter, the actual hardware and software used for the digital filter and the equipment used to test the response are discussed. There are a number of considerations to be included in the final software version which will not be found discussed in sufficient detail in most literature.

In the INTEL Component Data Catalog (1980) it is mentioned that after a CVTS instruction, the software must immediately include ADD DAR,KM2,CND6 followed by two analog NOP instructions (7). This is not mentioned in the assembly language manual.

It is necessary to include at least two analog NOP instructions after each CVT instruction. Four or five consecutive IN or OUT instructions are needed when accepting input data or sending output data.

The EOP instruction which should reset the program counter to zero after executing the following three steps would not accomplish its purpose in any location except 188, fixing overall program length at 192 steps. The signal generator used would produce a reasonably good clock signal only up to about 2.5 MHz. These two unforseen circumstances would reduce the sampling rate considerably. Four clock cycles are used per instruction. At 2.5 MHz, and 192 steps per program pass, the sampling frequency would be about 3.255 KHz. Since the processing algorithm only occupies 60 program steps it was possible to replicate the algorithm three times in 192 steps. This raised the sample frequency by a factor of three to about 9.766 KHz. The original sample frequency used in deriving the coefficients was 12 KHz. The effect of reducing the sample frequency should be a downward shift of the passband in the frequency domain by a factor of 0.81380. This was verified by simulation. The final software used is listed in Appendix C.

To program the chip, an INTEL Universal Prom Programmer was used. The procedure is discussed in the Universal Prom Programmer Manual (8), and uses a microprocessor development system. The procedure consists of:

1. Erasing the 2920 EPROM with an ultra-violet EPROM eraser.

On the development system, call the PROM programming program.

3. Read the 2920 hexadecimal coded file into the development system memory.

4. Read the code from development system memory into 2920 EPROM.

To call the PROM programming program, type "UPM." The program will ask for a device number. The version of the program available did not recognize the 2920. Instead, an adapter board was used which adapts the pins and programming of the 2920 to the 2716. The user then types, "2716". Now the user types the command, "READ FILE filename INTO O". This reads the code from magnetic disk into development system memory. Lastly, the user types the command, "PROGRAM FROM O TO 47FH START O". This reads the code from development system memory into 2920 EPROM.

The test board used to interface to the processor for response testing is shown schematically in Figure 3. The board provides an adjustable reference voltage, and a sample-hold capacitance of about 490 pF. The user must provide the board with positive five volts, negative five volts, each at about 70 mA., and a TTL compatable offset squarewave signal for the clock. The signal used was about -0.2 volts on the negative portion of the cycle, and about +2.0 volts on the postive portion of the cycle.

The setup used to test the response is illustrated in Figure 4. The list of equipment used appears in Table 8. The setup was calibrated by checking the gain or loss of the low pass filter at the measurement frequencies by comparing input and output amplitudes on the oscilloscope. The digital filter was inserted, the input and output amplitudes again compared and corrected for the low pass filter. Measured and simulated frequency responses are graphed in Figure 5.

The response to a sudden change of D.C. input



Figure 3. Schematic diagram of 2920 test board.



Figure 4. Digital filter test setup.

polarity was measured by using a low frequency squarewave input of 2.0 vp-p. The predicted and measured responses are graphed in Figure 6.

As seen in Figure 5, the frequency response falls off a little more rapidly than predicted, but it never falls completely to zero as it should. No null frequency or even a dip in gain occured near the zero frequency. Simulation with identical software shows that if the processor receives the correct samples and it is correctly processing them, then the output amplitude should be driven to zero at one sixth of the sampling frequency. There are either problems in the conversion processes or in the processor itself. The shape of the frequency response was improved slightly by adding additional NOP instructions after each CVT instruction, however, the gain would still not drop below the value shown in Figure 5.

For large amplitude, low frequency sinwaves, the output was a good reproduction of the input. It was noted that there were values of voltage which seemed to confuse the processor. The output would drastically overshoot the proper output and then get back on track a few samples later.

Comparing the predicted and measured responses to change of input polarity, two discrepancies are evident. The first output sample after the polarity







Figure 6. Predicted and measured response to change of input polarity. (1 volt D.C.)

change is much too high. Also the time constant is longer than predicted. The longer time constant and the higher passband ripple suggest that the poles of H(z) have moved toward the unit circle. The too large first sample would seem to suggest that the numerator coefficient  $(a_0)$  is dominating. This means that the output is not a properly weighted sum of the sample registers. This could also account for the apparent disappearance of the zeroes.

There are indications that both the analog and digital processing portions of the chip have some bugs which either need to be worked out or quantized so as to be accounted and corrected for when designing systems with the 2920 chip.

# LIST OF TEST EQUIPMENT

Clock Generator:	Exact Model 129 Function Generator 2.5 MHz Squarewave 2.2 Volts p-p 0.9 Volts D.C. Offset			
Signal Generator:	Tektronix FG504 Function Generator			
Low Pass Filter:	Krohn-Hite Model 3200 Filter			
D.C. Supplies:	Postive And Negative 5 Volts D.C.			
Oscilloscope:	Tektronix Model 561 Mainframe 3B3 Time Base 3AG Dual Trace Amplifier			

#### V. CONCLUSION

The purpose of this paper was to illustrate the design and implementation of a real time digital filter. The coefficients were chosen based upon an approximation function and a sampling rate. The chosen sample rate could not be attained. Ordinarily, this would mean deriving a new set of coefficients. In this case the resultant frequency response was predicted and the experiment continued. The coefficients were converted to a binary approximation form which minimized required memory space and program steps. A method of estimating the required precision to which the coefficients must be specified was investigated. Software was then created for the 2920 using development aids. The software was then debugged using a simulator program. The response of the filter was predicted for a variety of input waveforms. The software was programed into the 2920 chip and the response of the chip was measured in the laboratory.

The derivation of the coefficients follows standard procedures, and presented no problems. The major item of concern is the chance of error in calculating the coefficients. Hence, there is great need to verify the frequency response before creating software. Writing the software requires a bit of forethought in arranging the multiplication steps to avoid saturation. Also, the assembly language manual does not include several software requirements.

The simulator program is a tremendous asset, both in the initial software debugging, and in predicting the response changes due to a parameter change such as changing the sample frequency.

The 2920 chip could be used as a programable feedback compensator where gain and time response are required. With its present performance characteristics it is not suited to an application where adherance to a tight frequency response specification in the stop band is required. To use it in any application will require further investigation into how to account for the discrepancies between the predicted and actual responses in the design of software.

The digital filter will continue to invade areas which were formerly strictly analog. Chips such as the 2920 will undoubtedly become commonplace in extensive applications. As the quality and performance of these chips improves, the benefits of digital filtering will begin to manifest themselves even in real time systems, and eventually out-perform analog systems.

#### APPENDIX A

This section contains programs for use on an HP-29C calculator. Included are the program steps and the instructions for use.

PROGRAM FOR CALCULATING THE STEADY STATE FREQUENCY RESPONSE

This program assumes a second order section of the form -1 -2

$$H(z) = \frac{a_0 + a_1 z^{-1} + a_2 z^{-2}}{1 + b_1 z^{-1} + b_2 z^{-2}}$$

The program steps are listed in Table 9

#### TABLE 9

LIST OF HP29C PROGRAM STEPS FOR FREQUENCY RESPONSE

g LEL 0 g RAD RCL .0 X g 77 X 2 X	g x <sup>2</sup> STO 4 RCL 3 2 X f COS RCL 0	f SIN RCL .1 X RCL 3 2 X f SIN	$ \begin{array}{c}                                     $
STO 3 f SIN RCL 1 X STO 4 RCL 3 2 X f SIN	X STO 5 RCL 3 f COS RCL 1 X RCL 2 + BCL 5	+ 2 STO 5 RCL 3 2 X f COS RCL 3 f COS	f√ R/S f Log 2 0 X R/S GTO 0
RCL 0 X RCL 4 +	t 2 g x <sup>2</sup> STO + 4 RCL 3	RCL .1 X + RCL .2	

To initialize, store the coefficients in the locations given in Table 10, along with the sample time (T).

#### TABLE 10

#### HP-29C COEFFICIENT STORAGE LOCATIONS FOR FREQUENCY RESPONSE

Quantity Storage Register

ao	0
a1	1
a	2
b1	.1
b2	.2
T	.0

To use, follow these steps:

- 1. Key in g/RTN.
- 2. Key in desired cyclic frequency.
- Key in R/S. When execution stops, the display will be the gain at the frequency specified in step 2.
- Key in R/S.
   When execution stops, the display will be the gain in decibels.
- 5. For new data, go to step 2.

PROGRAM TO CHECK THE RESPONSE TO STEP, PULSE, SQUARE-WAVE, AND SINEWAVE INPUTS

This program generates input test functions and implements the digital filter, displaying the output samples. It can be used to predict the filter's response for purposes of debugging the software.

To get the program ready for use, store the indicated data in the appropriate locations listed in Table 11.

#### TABLE 11

HP-29C STORAGE LOCATIONS FOR COEFFICIENTS AND TEST DATA FOR SIMULATION

Quantity	Storage Register		
a0 a1 a2 b1 b2	.0 1 2 3 4		
Frequency of Test Function	.2		
Amplitude of Test Function	.3		

To initialize at the 0<sup>th</sup> sample, key in the following strokes:

0 STO 5 STO 6 STO 7 STO 8 To use the program follow these steps:

- Store in register 0 the following values according to the test function desired.
  - (1) if sinewave is desired
  - (2) if step function is desired
  - (3) if pulse is desired
  - (4) if square wave is desired
- 2. Key in g RTN
- Key in R/S When processing stops, the output sample will be displayed.
- 4. For next output sample, go to step 3.
- 5. For new test function, or new coefficients, go

to the appropriate data entering sequence.

The program steps are listed in Table 12.

# PROGRAM STEPS FOR

# SIMULATION ON HP-29C

g LBL GSB i	0	RCL 5 STO 6	RCL .3 STO 5	+ f INT
RCL 7		RCL .0	g RTN	1
RCL 4		X	g LBL 3	CHS
CHS		STO + 8	0	xty
X	-	g LBL I	STO 5	t yA
DOT 6	2	RCL 9	RCL 9	RCL .3
RCI 3		X X	g RTN	STO 5
CHS		RCL .2	RCL .3	9 RTN
X		X	STO 5	0
STO +	5	2	g RTN	
RCL 7		X	g LBL 4	
RCL 2		gπ	RCL 9	
X		X	RCL .1	
STO 8		I SIN	X	
KUL O		RCL .S	KCL .Z	
RCL 1		STO 5	C FRAC	
X		g RTN	5 11010	
STO +	8	g LBL 2	5	

#### Program to Calculate Binary Constant

To initialize:

From Decimal Constant

Program steps:

g LBL O

RCL 0

RCL 1

ENTER 2

XZY

f yx

x ≠ y g x > 0

GTO 2

x ≠ y STO - 1

GTO 3

g LBL 2

x≓y STO + 1

g LBL 3 RCL 1

R/S

GTO 0

R/S

1. Store decimal constant in

register 0.

 Initialize register 1 at zero.

#### To use:

- Key in g RTN.
   Key in R/S.
  - When execution stops, the display will be the error between the binary approximation and the desired coefficient.
- From a table of powers of two, pick an integer n such that 2<sup>n</sup> is closest to the absolute value of the error.
- Write down the sign of the error and 2<sup>n</sup>.
- 5. Key in the value of n.
- Key in R/S.
  - When execution stops, the display will be the current value of the binary approximation.
- Go to step 2 and check to see if the error is small enough. If not, continue.

#### APPENDIX B

An assembler listing is automatically created when the source program is assembled. It can be printed by typing the command, "COPY DGFLTR.LST TO :LP:" (DGFLTR. LST was the name of the list file created in the assembly process in this example.) The assember listing that resulted in this case is:

# ISIS-II 2928 ASSEMBLER VIL 8

#### ASSEMBLER INVOKED BY: AS2920 DGFLTR SRC DEBUG NOPAGING

#### LINE LOC OBJECT SOURCE STATEMENT

1	; 2920 DIGITAL FILTER PROGRAM
2	; THIS IS A SECOND ORDER FILTER
3	; IMPLEMENTATION IS DIRECT FORM 1
4	
5	; COEFFICIENTS ARE AS FOLLOWS
6	; A8=. 892081558
7	; R1=-R8
8	; R2=R8
9	; B1=-1_594733282
10	; B2= . 69285484.9
11	
12	THIS GIVES AN ELLIPTIC FILTER WITH
13	; ZERDES AT 2KHZ
14	
15	FORMAT IS AS FOLLOWS
16	:LARST · OPCODE DESTINATION, SOURCE, SHIFT, ANALON

42 17 15 19 8 9000EF (MT1 28 1 98882F LDR XN HN R18, OUT1 21 2 988829 JUB XH WHL R25, OUT1 22 3 998389 SUB XN WIL ROL OUT1 23 24 ; HRVE ADDED EXTRA NOP'S, IN'S, OUT'S TO ALLOW 25 SUFFICIENT SETTLING TIME AND TO PREVENT CROSSTALK. 26 27 4 4000EF NOP 28 5 4888EF NOP 29 6 4998EF NOP 38 7 1998EF INL 31 8 1889EF IN1 32 9 1000EF IN1 33 19 1989CD ADD XH WH LOL INI 34 11 16084C RED YH WH ROZ INC 35 12 44898F LDR TEMP, WN 213 :LARGE SHIFT REQUIRES TWO STEPS 36 13 42986C ADD XNU TEMP, R85 37 HULTIPLY -St TH AND STORE IN XH 38 39 HULTIPLY -B2 + HAL AND ADD TO XH 48 41 14 46988F LDA TEMP, NHL R13 42 15 62000A SUB XN WHIL ROL CYTS 43 16 EBEGED ADD DAR KM2, ROG, CND6 ; NOT MENTIONED IN 44 17 4000EF NOP ; PROGRAMMING MANUAL BUT 45 18 4889EF NOP ; REQUIRED (THESE 3 STEPS) 46 19 428848 SUB XN WHL R83 47 28 73886A SUB XN WHL R04, CVT7 48 21 4888EF NOP 49 22. 4208ER SUB XM WHIL ROS 58 23 638848 518 XN WHL R11 CVT6 51 24 428888 SUB XN WHL RL3 25 42882R SUB XN TEMP, R82 :LARGE SHIFT 52 53 54 ; MULTIPLY AZ \* NAL AND STORE IN YN 55 56 26 53184E LDA YN, WHIL RO3, CVT5 57 27 4000EF NOP 58 28 421888 SUB YN WHL R85 29 431888 SUB YN WHL R09, CVT4 59 68 38 4868EF NOP 31 421860 ADD YN WALL R12 61 62 32 308888F LDA TEMP, YN, RL3, CVT3 63 33 421829 SUB YN TEMP, R82 64 34 421.088 SUB YN, TEMP, R05 ; THO LARGE SHIFTS 65 66 ; MULTIPLY PL \* WN AND ADD TO YN 57 68 35 21188C ROD YN MIL R95, CVT2 59 36 4000EF NOP

79 37 481848 SUB YN HAL R93 71 DE 111880 RED HILLING R89. CVT1 72 35 4000EF HOP 73 48 401968 SUE YN HN R12 74 41 85089F LDR TEMP, HN. R13, CYT8 75 42 421620 RDD YN TEMP, R82 THE LARGE SHIFTS 76 43 42188C ADD YK TEMP, RUS 77 78 79 44 482280 900 XN DAR RES : HAVE SCALED INFUT BY 1/32 TO ANOID OVERFLOW 88 ; NEH WIN HOW COMPLETE AND RESIDING IN XH 81 HULTIPLY AB \* YN AND ADD TO YN 82 S3 45 40104C FDO IN XN REZ 84 46 401 037 J.P. Y. X. R05 85 47 481888 SUB YN XN 889 8: 48 481650 RDC YN XN P12 ST 43 44200F LDH TEMP, XH RU3 88 58 421826 SUS YN TEMP, R82 89 51 421888 SUB YN TEMP, 885 99 91 52 43199F LDA YN, YN LB2 NOP ; SCALING BY 16 92 93 53 4644FF LDP DER YN LED HOP 34 95 SHIFT ALL REGISTERS 96 54 4488FF LDA WALL WAL R98 97 55 4980FF LDA WH XN R08 92 56 5808EF EDP 99 57 4683EF NOP 128 55 4062EF NOF 121 59 4000EF NOP 182 END VALLE: SYNSOL: 101 0 1 KRY . 2 TENP MH 3 4 YN. PSSEMELY COMPLETE ERROPS = 8 HABENINGS = 0 RESIZE = 5

ROMSIZE = 60

#### APPENDIX C

Simulation Session

\*; TODAY'S DATE IS 7 OCTOBER L988 \* \*; COMMENTS CAN BE WRITTEN IF PRECEDED BY SEMICOLON \*; THIS IS AN EXAMPLE OF A SIMULATION SESSION \* THE SIMULATOR WAS INVOKED BY TYPING. "SK2928. SFT" \*: THE HEXFILE PEROGRAM CREATED DURING ASSEMBLY WILL \*; NOW BE LORDED \* \*LORD GLITCH HEX \*; THAT TOOK ABOUT 45 SECONDS \*; THE ROM LOCATIONS CAN BE LOOKED AT \*ROM 8 LEN 5 ROM 698 = LDA . XN. . XN. ROB, NOP ROM 091 = LDR . XN. XN ROB, NOP ROM 082 = LDA , XN , XN R08, NOP ROM 603 = LDA . XN. , XN. ROB, NOP ROM 084 = LDA . XN. XN. ROB, OUT1 \*; THIS PRINTED OUT THE FIRST FIVE ROM LOCATIONS \*ROM & LEN 192 ; THIS WILL PRINT OUT ALL 192 ROM CONTENTS ROM BOB = LDA . XN. XN. ROB, NOP ROM 001 = LDR . XN. . XN. ROB, NOP ROM 082 = LDA . XN. XN. ROB, NOP ROM 063 = LDA . XN. XN R00, NOP ROM 004 = LDA . XN. . XN. R00, 0071 ROM 885 = LDA . XN. . WN P18, OUT1 ROM 006 = SUB . XN. . NN. R05, OUT1 ROM 807 = SUE . XN. HN ROL OUT1 ROM 885 = LDR . XN. , XN. ROB, NOP ROM 009 = LDR . XN. XN. R80, NOP

mari			
RI	018	=	LDR . XN XN. REE, NOP
ROM	011	=	LDR . XN. XN. ROO, INL
RON	612	=	LDA . XN. XN. ROO, INL
ROM	813	=	LDA . XN . XN R88, INL
ROM	014	=	ADD . XN . HN LOL INL
ROM	015	=	ADD . XIN . HAN RO3, INL
ROM	816	=	LDA . TEMP, . HAL RL3, NOP
ROM	017	=	ROD . XN TEMP, RES, NOP
ROM	818	=	LDA . TENP, WHIL RIS, NOP
ROM	819	=	SUB . XN . HALL ROL CYTS
ROM	828	=	ROD DAR, KH2, R98, CND6
ROM	824	=	LDA XN. XN. RBB. NOP
ROM	822	-	LDA XN. XN. PRR. NOP
ROM	822	=	SUP XN. UNH. PR3. NOP
ROM	824	=	SIR YN. UNH. PR4. NT7
POH	825	-	INA YN. PN. PAR. NOP
ROM	826	-	GIR YN. LINH. POR. NOP
POM	827	-	GIR YN LINA DHA OUTS
DOM	820	2	CID VIL LINA DAT NOD
DOM	020	9	CID VN TEND DOO LIND
DOM	020	1	IND UN UN UN DOD OUTE
DOM	020	2	LDH . THU . MILL KOS LYIS
RUN	031	-	LUH . AND . AND ROOS MUP
KUT	032	-	SUB . YNG . NPCL KRSJ, NUP
RUT	935	-	SUB . YNG . WHEL KNOS CY14
KUM	839	-	LDH . XNL . XNL KONG MUP
KUN	020	5	HOU . YH . HALL KIZ HUP
KUN	836	=	LDH . TEPP, YNL RL3, CY13
ROM	037	=	SUB . YN TEMP, R82, NOP
ROM	038	=	SUB . YN TEMP, ROS, NOP
ROM	839	=	ADD . YN MNL R95, CVT2
ROM	848	=	LDA . XH. XH ROB, NOP
ROM	041	=	SUB . YNL . WHL R83, NOP
ROM	942		ADD . YN HIN ROS, CVT1
ROM	843	=	LDA . XN XN. ROO, NOP
ROM	844	=	SUB . YN . HN R12 NOP
RUM	845	=	LDA . TEMP, . HIN, RL3, CVTO
ROM	846	=	ROD . YN. TEMP, ROZ, NOP
ROM	847	=	RDD . YN TEMP, R85, NOP
ROM	848	=	ADD . XIN DAR, R85, NOP
ROM	849	=	ADD . YNL . XNL R83, NOP
ROM	658	=	SUB . YNL . XNL R85, NOP
ROM	851	=	SUB . YH XN. R89, NOP
ROM	852	=	ADD . YN. XN. R12 HOP
ROM	853	=	LDA . TEMP, . XN. R13, NOP
ROM	654	=	SUB . YN. TEMP, ROZ, NOP
ROM	855	=	SUB . YN TEMP. RRS. NOP
ROM	856	=	LDA YN, YN, LAZ, NOP
ROM	857	-	LDA DAR. YN. 182. NOP
ROM	RSR	-	LDA WAY, WW. RAR. NOP
ROM	859	-	LDB . NN. XN. RBR. NOP

ROM	968	=	LDA	. XN. XN R88, NOP
ROM	961	=	LDA	. XN. XN. ROB. NOP
ROM	052	=	LDA	. XIN . XIN ROB, NOP
ROM	863	=	LDR	. XH. XN. RBB, NOP
ROM	854	=	LDR	XH. XN. ROO. NOP
ROM	865	=	LDA	XN. XN. FR. NOP
ROM	866	=	IDR	XN. XN. PRR. NOP
RON	867	-	108	YN. YN. PAR. NOP
DUN	200	-	ING	VAL VAL DOG OUTA
DOM	000	2	ING	VALUE DEC OUTA
DOM	005	2	CIR.	VI IN DOS OUTA
DOM	070	-	000	AND . HEN REDUCUTI
DOM	011	Ē	100	VI VI DOG NOD
RUH	012	-	LUM	. ANU . ANU KOO, NUP
KUT	013	-	LDH	. XNU. XNU KOBLINUP
RUH	6/4	=	LDH	. XH XHL RUU, HUP
ROM	875	=	LDA	. XH. XH. R98, IN1
ROM	876	=	LDA	. XH. XH. REE, INL
ROM	877	=	LDA	. XN XN ROO, INL
ROM	878	=	RDD	. XN. HN LOL INL
ROM	879	=	RDD	. XN. HN RO3, INL
ROM	689	=	LDR	. TENP, . HAL R13, NOP
ROH	661	=	RDD	. XN. TEMP, R85, NOP
ROM	862	=	LDR	TENP, HALL RIZ, NOP
ROM	883	=	SUE	XN. HHL ROL CYTS
ROM	664	=	ADD	DAR, 1912, ROB, CND6
ROM	885	=	LDR	XNL XNL ROB, NOP
ROM	886	=	LDR	XN. XN. ROB. NOP
ROM	887	=	SR	XN. WHI. R93. NOP
RUN	898	=	SR	XN. UN1. PR4. CVT7
RON	889	-	LDA	XN. XN. RRR. NOP
PON	898	-	96	YN. HNH. PRR. NOP
DOM	894	-	SID	YN. LAH PHI CUTE
DOM	802	_	GID	VN LAN DAT MOD
DOM	002	-	000	YN TEND DOD NOD
DOM	075	2	100	IN ING DOZ OUTE
RUN	0054	-	LDA	. THU. HALLI KOSI LYIJ
RUN	830	-	Un	. AND . AND KORD HUT
KURI.	000	-	508	. THU . HALL RED, NUP
KUR	897	-	SUB	. YHL . WHILL KEY, CY14
RUH	698	=	LDH	. XNL . XNL ROB, NOP
ROM	899	=	RDD	. YN . WHIL RIZ NOP
ROM	100	=	LDR	. TEMP, . YN R13, CVT3
KUT	101	=	SOB	, YHC . TEMP, RUZ, NUP
ROM	102	=	SUB	. YNC. TEMP, R85, NOP
ROM	103	=	HOD	. YHL . HAL ROS, CYT2
ROM	184	=	LDA	. XN XN. ROB, NOP
ROM	185	=	SUB	. YN . HN ROZ NOP
ROM	106	=	ADD	. YH WH. R89, CVT1
ROM	197	=	LDA	. XNL . XNL ROO, NOP
ROM	198	=	SÆ	. YN . HIN RIZ NOP
ROM	189	=	LDA	. TEMP, . HNG R13, CYTO

ROM	118	=	RDD	. YN TEFP, RE2, NOP
ROM	111	=	RDD	. YN TEMP, ROS, NOP
ROM	112	=	900	. XIN, DAR, ROS, NOP
RUH	113	=	ADD	. YNL . XINL RO3, NOP
ROH	114	=	RB	. YH . XN RES, NOP
ROM	115	=	SUB	. YHL . XIL ROS, NOP
ROM	116	=	ADD	. YH XH R12 NOP
ROM	117	=	LDA	. TEMP, . XNL RL3, NOP
ROM	118	=	SUB	. YR. TEMP, ROZ. NOP
ROM.	119	=	SUB	. YN TEMP, R85, NOP
RCM	120	=	LDA	. YN. YN LOZ NOP
ROM	121	=	LDA	DAR . YN LOZ NOP
ROM	122	=	LDR	. WHIL . WIN REE, NOP
RDH	123	=	LDA	. WAL . XIN ROB, NOP
ROM	124	=	LDA	. XN XN. ROB, NOP
ROM	125	=	LDA	. XNL . XNL ROO, NOP
ROM	126	=	LDA	. XH. XN. RBB, NOP
ROM	127	=	LDA	. XNL . XNL ROB, NOP
ROM	128	=	LDA	. XNL . XNL ROB, NOP
ROH	129	-	LDA	. XH. XH. ROB. NOP
ROM	138	-	LDR	XN. XN. ROB. NOP
ROM	131	=	LDA	XIL XIL ROB, NOP
ROM	132	=	LDR	XH. XH. RHA. OLTT
ROM	133		LDA	XN. HN. PIR. OITTI
ROM	134	=	SB	XN. HAL RES. OUT1
ROM	135	-	SUB	XN. HN. ROL OUT1
ROM	136	=	I DA	XN. XN. ROR. NOP
ROM	137	-	LDR	XN. XN. ROR. NOP
ROM	178		IDA	XH. XN. ROA. NOP
POH	179	-	IDR	YN. YN. PAR. TH
POM	140	-	INA	XN. XN. PAR. TH
ROM	141	-	IDA	YN. YN. ROR. THE
POH	142	-	ann	YN. HN. I PH. THH
PON	147	-	ADD	YN. UN. PRZ. TH
DOW	144	-	INA	TEND, LN DIT NOD
POM	145	-	ann	WIL TEMP. POS. NOP
FOM	146	-	IDA	TENP. UNH. PH 3. NOP
DUM	147	_	QR	YH. LIM. DOM. CUTS
DOM	149	-	900	NOP. MIT. POR MINE
DOM	149	-	1 00	YN. YN. DOG. NOD
DOM	450	-	100	VU VU DOG NOD
DOM	150	-		VULLEN DOT LOD
DOM	101	-	200	VU UN DOL OUT?
DOM	152	1	100	VAL VALDADAS UND
DOM	155	-	CID.	VAL LIN DOO NOD
DOM	155	-	200	VN LON DIA CUTC
DOW	100	-	500	WU LINE DES 1000
RUM	100	-	300	. AND , MINEL KELS, NUP
KUH	101	-	SUB	. AND . TEMP, KB2 NUP
KUH	108	=	LDH	. YHE . MACLI KUS, CV15
KUM	159	=	LDH	. THE . THE REEL NOP

ROM 168 = SUE . YR. HALL RES, NOP POH 161 = SUB . YN . HAL ROS, CVT4 ROM 162 = LDR . XN. . XN. ROO, NOP ROM 163 = ADD . YN. WALL R12 HOP ROM 164 = LDA . TEIP, . YN R13, CVT3 ROM 165 = SUB . YN. TEMP, R82, NOP ROM 166 = SUB . YN, TEMP, R85, NOP ROM 167 = ADD . YN. . HIN RES. CVT2 ROM 168 = LDR . XN. XN. ROB, NOP ROM 169 = SUB . YN. . HIN RO3, NOP ROM 178 = ROD . YR. HR R89, CVT1 ROM 171 = LDR . XH. XH ROO, HOP ROM 172 = SUB , YH, WH R12 NOP ROM 173 = LDR . TEMP, HAN R13, CYTO ROM 174 = ROD , YN, TEMP, RB2, NOP ROM 175 = ROD . YN. . TEMP, R85, NOP ROM 176 = ADD . XN DAR, R85, NOP ROM 177 = ADD . YNL . XNL RO3, NOP ROM 178 = SUB , YNL , XNL R85, NOP ROM 179 = SUB . YN. . XN. R83, NOP ROM 188 = ADD . YN. XN R12 NOP ROM 181 = LDR . TEMP, . XN, R13, NOP ROM 182 = SUB . YN . TEMP, R92, NOP ROH 193 = SUB , YN, TEMP, R95, NOP ROM 184 = LDR . YN. , YN LB2 NOP ROM 185 = LDA DAR. YN LO2 NOP ROM 136 = LDA , HHL, HN, R98, NOP ROM 197 = LDA . WN. XN. ROB. NOP ROM 188 = LDA . XN. . XN. ROB, EOP ROM 189 = LDA . XN. XN. ROB. NOP ROM 198 = LDA . XN. XN. ROB. HOP ROM 191 = LDA . XN. XN ROB, NOP \*; WILL NON SET INPUT AT 1 FOR STEP RESPONSE \*IM1 = 1 \*; NEXT THE PROGRAM DURATION WILL BE SET \*; THIS WILL DETIRMINE THE SAMPLE FREQUENCY \*; THE CLOCK FREQUENCY IS 2 5 MHZ \*; 192 STEPS PER PROGRAM PASS \*; FOUR CLOCK LYCLES PER STEP \*; PROGRAM DURATION IS 2 5 MHZ/(4 X 192)

\*TPROG = 2509008/(4\*192) \*TPROG ; THIS WILL VERIFY TPROG = 3. 2552082E+3 \*

\* \* \*

\*

```
*
  * BAD MISTAKE! THAT WAS THE PROGRAM FREQUENCY.
  *TFROG = 4*192/2500000
  *TPROG ; YERIFY
  TPROG = 8.88938728
  *EVALUATE 1/TPROG ; YERIFY
   3. 2552882E+3 3. 2552982E+3 3. 2552982E+3
  *; ACTUAL SAMPLE FREQUENCY IS THREE TIMES AS FAST
  *; BECRUSE THERE ARE THREE SAMPLES TAKEN PER PASS
  *: EVALUATE 3/TPROG
  *EVALUATE 3/TPROG
  9.765624SE+3 9.7656249E+3 9.7656248E+3
  *; THE SAMPLE FREQUENCY IS 9, 7656248 KHZ
  10
 *; THE BREAKPOINT WILL NOW BE SET. THIS TELLS THE
 *, COMPUTER WHEN TO STOP SIMULATING
  *
  #8 = NEVER ; SIMULATION WILL NOW CONTINUE UNTIL THE USER PRESSES
            ; THE ESCRIPE KEY.
  *
  *8
  BREAKPOINT = NEVER
  *; THE INITIAL CONDITIONS MUST BE SET
 *RAM 8 TO 5 = 8
  *RRM & LEN 5 ; VERIFY INITIALIZATION AT ZERO
  RAM 08 = 8. 00000000
  R9M 81 = 0.00000000
  RRM 62 = 8. 868999888
  RAM 83 = 8. 888988888
  R95 04 = 8.00000008
  *DAR = 8 ; INITIALIZE DAR AT ZERO
  181
  *; SETTING TRACE TELLS THE COMPUTER WHAT DATA TO COLLECT.
  *TRACE = T. OUT1 ; THE ONLY DATH COLLECTED AND PRINTED
                    ; WILL BE TIME AND OUTPUT
  *
  *; SETTING THE QUALIFIER TELLS THE COMPUTER WHEN TO COLLECT DATA
  *Q = PC = 7 OR PC = 71 OR PC = 125
  *: TRACE WILL BE COLLECTED AT THE END OF EACH OUTPUT SEQUENCE
*; ALL READY FOR SIMULATION
```

*5 FROM 8 ;		STEP RESPONSE
T	OUT1	
SIMULATION BEGUN		
8. 69681128	8. 99999999	
8. 00011368	8. 84296875	
8. 89821688	8. 87831258	
8. 88831848	8. 12899625	
8. 00042/889	8. 28312588	
8. 88852328	8. 28125888	
8. 88952568	8. 35156258	
6. 66672888	8.41486258	
6. 66653848	8. 46893758	
8. 88893288	8. 49689375	
8. 99193528	8. 51562588	
8. 98113768	8. 52734375	
8. 00124000	8. 52734375	
8. 08134248	8. 52343758	
8. 89144498	8. 51562598	
8. 00154728	8. 58781258	
8. 82164968	8. 49689375	
8. 68175298	8. 48437588	
8. 88185448	8. 47656258	
6. 881,95688	8. 47265625	÷
8. 68285928	8. 46875888	
8. 98216168	8. 46484375	
8. 88226488	8. 46484375	
8. 88236648	8. 46484375	
8. 86246888	B. 46484375	
8. 68257128	8. 46484375	
8. 88267368	8. 46484375	
8. 88277688	8. 46875000	
0.00287640	0.46875000	
8. 08296888	8. 46875999	
8 88388328	8. 47265625	
8. 09318568	8. 47265625	
8. 68328869	8. 47265625	
8. 08339948	8. 47265625	
6. 06349288	8. 47265625	
8. 88359528	8. 47265625	
8. 88369768	8. 47265625	
6. 66386666	8. 47265625	
8. 88398248	8. 47265625	
PROCESSING ABORTED		
MAPN C6: NUMBER NOT	BETWEEN -1 AND	) +1

\*IN1 = -1 ; CHANGE POLARITY \*RAM 0 TO 5 = 0 \*DRR = 0#S FROM 0 T 0071 SIMULATION BEGUN 8. 89991128 8. 000000098 8. 00011360 -8. 84687568 8. 98821686 -6. 07421875 8. 99931849 -8.13281258 8. 00842888 -8. 28783125 8. 89852328 -0.28125000 8. 98862569 -8. 35546875 8. 66672888 -8. 41486258 8. 99983849 -8. 46893758 8. 88893288 -8. 49689375 8. 99193529 -8. 51953125 8. 88113768 -8. 52734375 8. 98124998 -8. 53125888 8. 89134248 -8. 52734375 8. 88144488 -8 51953125 8. 00154728 -8.58781258 8. 88164968 -8. 49689375 8. 88175288 -8, 48828125 8. 88185448 -8. 48946875 8. 001,95688 -8. 47265625 8. 98285928 -8. 46875898 .8. 98216168 -8. 46484375 0. 88226488 -8. 46484375 0. 00236640 -8. 46484375 8.88246888 -8. 46484375 8. 68257128 -8. 46875888 8. 88267368 -8.46875889 8. 88277688 -8.46875000 8. 98287848 -8. 47265625 6. 86298688 -8.47265625 8. 00308320 -8. 47265625 8. 89318568 -8. 47265625 8. 88328898 -8.47265625 -8. 47265625 8. 88339848 8. 88349288 -8. 47265625 PROCESSING ABORTED ٠ \* \* SINEWAYE RESPONSE \*; \* \*IN1 = SIN(TPI\*1000\*T) ; INPUT FREQUENCY IS 1 KHZ \*RAM 0 TO 5 = 0

\*DRR = 0 \* \*; THIS WILL SHOW TRANSIENT AND STEADY STATE RESPONSE \*S FROM B T 0071 SIMULATION BEGUN 8. 00000000 8. 00001129 8. 89911368 8. 88398625 8. 89821698 0.03515625 8. 00931840 8. 97931259 8. 00042088 8. 11718758 8. 88852329 8. 16496258 8. 88862568 8, 18758888 8. 88972888 8, 17968758 8. 13671875 8. 20083848 8. 88693288 0.06640625 8. 89183528 -8. 81171875 8. 89113768 -8. 87421875 8. 88124898 -0. 10156250 0. 00134240 -8. 88984375 -8. 84296875 8. 88144488 8. 08154728 8. 81171875 0.00164960 8. 85859375 8. 99175299 8. 87421875 0.00185449 8.85468758 0.00195680 8. 88781258 8. 88285928 -8. 84687588 8. 88216168 -8. 88593758 0. 88226488 -8. 88984375 8. 88236648 -8.96258989 0. 80246888 -8. 88781258 8. 88257128 8. 84687598 8. 88267368 8. 68593758 8. 98277698 8. 88984375 8. 88287848 0. 05859375 8. 88298888 8. 86398625 0. 00308320 -8. 85878125 8. 99318569 -8. 68593758 8. 98328898 -8. 88593758 -8. 65878125 8. 08339848 8. 98349288 8. 88398625 0. 00359520 8. 85468758 8. 88369768 8. 68593756 8. 98388998 6. 68293125 0.00398240 8. 84296875 8. 68466486 -0. 01171875 8. 88419728 -0. 05250000 8.88428968 -0. 68984375

```
0.00431200
                    -8. 88293125
    8. 88441448
                    -8. 83986258
    6. 08451689
                    8. 81562588
    8. 89461928
                    8. 86648625
    8. 88472168
                    8. 68984375
    8. 08482409
                   8, 87812588
    8. 88492648
                    8. 83125889
    8. 98562888
                    -8. 82343758
    8. 88513128
                    -0. 07421875
    8. 88523368
                    -8. 88984375
    8. 88533688
                    -8. 87421875
    8. 88543848
                    -8. 82734375
    8. 88554888
                     6. 03125000
    8. 88564328
                    8. 87421875
    8. 98574568
                    6. 68984375
    8. 98584888
                    8. 86648625
    8. 88595848
                    8. 81953125
    8. 88685298
                     -8. 83986258
PROCESSING ABORTED
*
*
*
*INL = 5IN(TPI*1627.6*T) - 7 FREQUENCY OF INPUT 15 1 6276 KHZ
*
                           ; THE OUTPUT SHOULD DROP TO ZERO AT THIS
21
                           ; FREQUENCY.
*RAM 8 TO 5 = 8
*DAR = 8
*
*
*S FROM 0
  T
                    OUT1
SIMULATION BEGUN
    8. 88991129
                    6. 60666666
    8. 00011360
                     8. 00781250
    8. 99921699
                     8, 85878125
    8. 00031840
                     8. 87831258
    0.00042888
                    8.88293125
   8. 88852328
                     0.07812500
   8. 00062568
                    0. 07031250
  8. 00072300
                     8. 85468758
   0.00083940
                    8.84296875
   6. 69693288
                    8 82734375
                    8. 81562588
   8. 66163528
   0.00113760
                     8. 88398625
  8. 00124000
                    -8. 08399625
    8. 89134248
                    -2. 80781250
   8. 00144480
                   -8. 81171875
  8. 88154728
                    -8. 01171875
    8. 88164968
                    -8. 81171875
    8.89175288
                    -8. 81171875
```

8. 88185448	-8. 98781258
8. 88195688	-8. 88781258
8. 88285928	-8. 88398625
8. 88216168	-8. 88398625
8. 88226488	8. 98999999
8. 88236648	8. 99999999
0.00246880	8. 00000000
8. 98257128	8. 98899898
8. 88257368	8. 88988888
6. 08277688	8. 88888889
0. 06287848	8. 00000000
8. 88298888	8. 99999999
8. 88388328	8. 00000000
8. 98318568	8. 98999999
8. 88328888	8. 00000000
8. 88339848	8. 99999999
8. 88349288	8. 00000000
8. 88359528	8. 00000000
PROCESSING ABORTED	

÷

#### LIST OF REFERENCES

- Daryanani, G. <u>Principles of Active Network</u> <u>Synthesis and Design</u>. New York: Wiley, 1976, 113.
- Stanley, W. D. <u>Digital Signal Processing</u>. Reston, Virginia: Reston Publishing Company, 1975, 168-176.
- 3. <u>2920 Assembly Language Manual</u>. Santa Clara, California: Intel Corporation, 1980.
- 4. Crochiere, R. E. "A New Statistical Approach to the Coefficient Word/Length Problem for Digital Filters." IEEE Transactions on Circuits and Systems CAS-22 (March 1975): 190-191.
- 5. <u>ISIS II System User's Guide</u>. Santa Clara, California: Intel Corporation, 1977.
- 6. <u>2920 Simulator User's Guide.</u> Santa Clara, California: Intel Corporation, 1979.
- 7. Intel Component Data Catalog, (1980). Santa Clara, California: Intel Corporation, 1980.
- 8. Universal Prom Programer Manual. Santa Clara, California: Intel Corporation, 1980.