University of Central Florida
STARS

# AC-DC Converter with Power Factor Correction (PFC). 

Issa Batarseh<br>University of Central Florida

Peter Kornetzky
University of Central Florida

Haui Wei<br>University of Central Florida

Find similar works at: https://stars.library.ucf.edu/patents University of Central Florida Libraries http://library.ucf.edu

This Patent is brought to you for free and open access by the Technology Transfer at STARS. It has been accepted for inclusion in UCF Patents by an authorized administrator of STARS. For more information, please contact STARS@ucf.edu.

## Recommended Citation

Batarseh, Issa; Kornetzky, Peter; and Wei, Haui, "AC-DC Converter with Power Factor Correction (PFC)." (2003). UCF Patents. 6.
https://stars.library.ucf.edu/patents/6

${ }^{(12)}$ United States Patent
Batarseh et al.
(10) Patent No.: US 6,594,158 B2
(45) Date of Patent:
(54) AC/DC CONVERTER WITH POWER FACTOR CORRECTION (PFC)
(75) Inventors: Issa Batarseh, Oviedo, FL (US); Peter Kornetzky, Ilmenau (DE); Huai Wei, Plano, TX (US)
(73)

Assignee: University of Central Florida, Orlando, FL (US)
(*) Notice:
Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

This patent is subject to a terminal disclaimer.
(21) Appl. No.: 09/764,174
(22) Filed:

Jan. 17, 2001
(65)

Prior Publication Data
US 2001/0046146 A1 Nov. 29, 2001

## Related U.S. Application Data

(60) Provisional application No. 60/176,608, filed on Jan. 18, 2000.
(51) Int. C. ${ }^{7}$ $\qquad$ H02M 3/335
(52) U.S. Cl. $\qquad$ 363/16; 363/37; 323/222
(58) Field of Search …..... 307/110; 363/59-62, 363/16, 89, 97, 127, 131, 37; 323/222

## References Cited

U.S. PATENT DOCUMENTS

| 4,533,986 A | $8 / 1985$ | Jones ......................... 363/17 |
| :--- | :--- | :--- | :--- |
| 5,224,025 A | $6 / 1993$ | Divan et al. ...............363/16 |
| 5,416,387 A | $5 / 1995$ | Cuk et al. ..................35/290 R |
| 5,442,539 A | $8 / 1995$ | Cuk et al. ................. 363/89 |



* cited by examiner

Primary Examiner-Michael Sherry
Assistant Examiner-Gary L. Laxton
(74) Attorney, Agent, or Firm-Brian S. Steinberger; Law Offices of Brian S. Steinberger, P.A.

## (57)

## ABSTRACT

One-stage power factor correction (PFC) with output electrical isolation. Two types of PFC converters are proposed here: 1) Multi stage capacitive-switching network low voltage PFC converter and 2) two-switch soft switching PFC converters. This resulted in a near unity power factor AC-DC converter with low voltage output. The second converter uses the power switch in combination with a grounded auxiliary switch to produce soft-switching converter to operate in high switching frequencies. Due to its simplified power stage and control circuit, this converter presents a variety of benefits including better efficiency ( $87 \%$ ), lower cost, higher reliability, increased operating frequencies into the hundreds of kilo-hertz range and low operating voltages of less than 5 volts. With PSPICE simulation and experimental results, a measured power factor of 0.99 was obtained by the single switch converter.

10 Claims, 12 Drawing Sheets


Fig. 1


Fig. 3


Fig. 4


Fig. 5


Fig. 6


Fig. 7

Fig. 8




Fig. 11


Fig. 13 (a)


Fig. 13 (b)


Fig. 14 (a)


Fig. 14 (b)


Fig. 15

Fig. 16


## AC/DC CONVERTER WITH POWER FACTOR CORRECTION (PFC)

This invention relates to AC to DC converters and claims the benefit of priority to U.S. Provisional Patent Application No. 60/176,608 titled "IMPROVED AC/DC CONVERTER WITH POWER FACTOR CORRECTION" filed Jan. 18, 2000 and is funded in part by NASA STTR Contract No.: NAS 10-98064.

## BACKGROUND AND PRIOR ART

Conventional single-phase rectifier power electronic circuits suffer from high total harmonic distortion (THD) and poor power factor. A number of regulations have been enacted recently to control the harmonic content of line current drawn by the electronic equipment. As a result, researchers have been actively seeking development of power supplies, which can comply with those regulations. In recent years, many circuits and control methods were reported, in which high-frequency switching techniques were used to shape the input current waveform which becomes dominate in power factor correction (PFC). See for example: A. Prasada. P. D. Ziogas and S. Manias. "A Novel Passing Waveshaping Method for Single-Phase Diode Rectifiers." PESC'89. pp. 99-105; L Barbi and S. A. Oliveira da Silva. "Sinusoidal Line Current Rectification at Unity Power Factor with Boost Quasi-resonant Converters." In Proceedings of IEEE-APE'90, pp. 553-562; and, P. Kornetzky, H. Wei and L Batarseh. "A Novel One-Stage Power Factor Correction Converter," IEEE APEC'97 Proc., pp. 251-258.

The implementation of high frequency techniques can be classified into two categories, ie. two-stage scheme and one-stage scheme. In a two-stage scheme, an ac/dc converter with power factor correction is connected to the line followed by a dc/dc converter. These two power stages can be controlled separately, and thus it makes both converters possible to be optimized. The drawbacks of this scheme is lower efficiency due to twice processing of the input power, larger control circuits, higher cost and low reliability.
A one-stage scheme combines the PFC circuit and power conversion circuit in one stage. Due to its simplified power stage and control circuit, this scheme is potentially more efficient. The underline strategy of this scheme is to design the circuit in a certain way that allows its PFC circuit and power conversion circuit to share the same power switch. Several PFC circuits have been reported. See for example: C. Cansem and L Barbi. "A Unity of Power Factor Multiple Isolated Outputs Switching Mode Power Supply Using A Single Switch." APEC'91. pp. 430-436. These circuits are especially attractive in low cost, low power applications. However, some drawbacks still exist: a) owing to improperly sharing of the power switch, when the converter operates at high frequency, the unavoidable leakage inductance of their power transformers produce high voltage spike at the switching time resulting in decreased efficiency; b) because the power switch performs both PFC and regulation purposes, their regulation capabilities are limited; and, c) at high current and low duty ratio operation, a high voltage presents on the bulk capacitor, resulting in a high rating in design and hence raising the cost. Recently, several single switch converter topologies have been presented to overcome the above drawbacks. See for example: P. Kornetzky. H. Wei and I. Bartarseh. "A Novel One-Stage Power Factor Correction Converter." IEEE APEC '97 Proc. pp. 251-258; and, Y. S. Lee, IC W. Sui and B. T. Lin, "Single-Stage Isolated Power-Factor-Corrected Power Supplies with Regenerative Clamping." IEEE APEC '97 Proc. pp. 259-265 mately five volts and lower on alternatively a power on and off switch and an on and off auxiliary switch for controlling off switch and an on and off auxiliary switch for controlling
both the PFC circuit means and the AC to DC power conversion circuit means, wherein the converter operates at a frequency of greater than about 500 kilo-hertz.

Further objects and advantages of this invention will be apparent from the following detailed description of a pres-
U.S. Patents have been recently issued for $\mathrm{AC} / \mathrm{DC}$ converters with power factor correction but fail to overcome all problems presented above. See for example. U.S. Pat. No. $5,224,025$ to Divan et al; U.S. Pat. No. 5,416,387 and U.S. Pat. No. $5,442,539$ to Oat et al; U.S. Pat. No. 5,479,331 to Lenni; U.S. Pat. No. $5,510,974$ to Gu et al; U.S. Pat. No. $5,515,257$ to Ishii: U.S. Pat. No. 5,559, 688 to Pringle; U.S. Pat. No. 5,592,128 to Hwang; U.S. Pat. No. 5,594,629 to Steigerwald: U.S. Pat. No. 5,598,326 to Liu et al; U.S. Pat. No. 5,600,546 to Ho et al; and, U.S. Pat. No. 5,619,404 to Zak.

Our recently issued U.S. Pat. No. 5,959,849 dated Sep. 28, 1999 does overcome most of the problems by teaching an AC to DC converter which combines a boost circuit, a Pulse Width Modulation (PWM) switching regulator and a forward circuit power stage in which two storage capacitors are used to relieve the voltage spike produced by the power transformer and to provide energy to the output when the AC line voltage crosses zero. Unfortunately, the rapid evolution of computers and similar digital devices have required power supplies of voltages less than 5 volts and those that function in the hundreds of kilo-herz environments without severe energy losses and resultant failures.

## SUMMARY OF THE INVENTION

The first objective of the present invention is to provide a switching power supply that operates from AC line voltage having a high power factor and output isolation.

The second objective of this invention is to provide a mechanism for soft-switching to allow for a one-stage power factor correction in an AC to DC converter operating in the hundreds of kilo-hertz.

The third objective of this invention is to provide an AC to DC converter having an output transformer that allows the converter to be used for single output and multi-output applications in the low voltage range.

The fourth objective of this invention is to provide an AC to DC converter where the leakage inductance of the forward mode power transformer will not cause an additional voltage stress at the power switch so that a power switch having a lower voltage rating and less power dissipation can be used.

The preferred embodiment of the AC to DC converters with PFC according to this invention is a power supply that provides a DC power to a load from an AC source comprising: a rectifying stage for transferring electrical energy from an AC source into pulsating unipolar voltage pulses at output terminals;

A boost stage having a controllable conducting means and a first unidirectional conduction means for controlling current flow from the output terminals of the rectifying state and blocking the current flow into the opposite direction and a single controllable switching device connected across the output terminals and more than one inductive-capacitive stages preferably two connected between said boost stage and said forward stage providing an inductive energy storing circuit when said switching device is closed and a capacitive charging circuit when said switching device is open, whereby a conversion efficiency of over approximately $75 \%$ AC to DC is achieved and with outlet voltage of approxi-
ently preferred embodiment, which is illustrated, schematically in the accompanying drawings.

## BRIEF DESCRIPTION OF THE FIGURES

FIG. 1 is a schematic of the AC to DC converter disclosed and claimed in our U.S. Pat. No. 5,959,849 issued Sep. 28, 1999.

FIG. 2 is a simplified block diagram of the AC/DC low-voltage output converter.

FIG. 3 is the circuit of an AC/DC converter with fourstage switched-capacitor network.

FIG. 4 shows experimental line voltage (upper, 100V/ div.) and line current (lower, $1 \mathrm{~A} /$ div.) waveforms

FIG. 5 shows experimental waveforms under 110VAC input and 8A output (from top, trace 1: gate signal for the power switch; trace 2: input inductor current, $2 \mathrm{~A} /$ div.; trace 3: drain-source voltage of power switch, $400 \mathrm{~V} /$ div.; trace 4: drain current of power switch, 4A/div.)

FIG. 6 shows measured power factor of the AC/DC converter of FIG. 3.

FIG. 7 shows measured efficiency of the $\mathrm{AC} / \mathrm{DC}$ converter of FIG. 3.

FIG. 8 shows measured storage capacitor voltage comparing with calculation at $\mathrm{I}_{0}=12 \mathrm{~A}$.

FIG. 9 is a functional schematic of the soft-switching Dual Switch converter unit with PFC and soft switching.

FIG. 10 shows a soft-switching PFC converter with floating auxiliary switch.

FIG. 11 shows waveforms of the soft-switching PFC converter of FIG. 10.

FIG. 12 shows a FIG. 10 modified with voltage clamp circuitry.

FIG. $13 a$ shows waveforms of the soft-switching PFC converter of FIG. 12 (recorded under 110 VAC input and 110W output): (a) switch waveforms (top: gate signal; bottom: drain-source voltage, $100 \mathrm{~V} /$ div.)

FIG. $\mathbf{1 3} b$ shows waveforms of the soft-switching PFC converter of FIG. 12 (recorded under 110VAC input and 110 W output): (b) line waveforms (top: line current, $1 \mathrm{~A} /$ div.; bottom: line voltage, $100 \mathrm{~V} /$ div.)
FIG. $14 a$ shows measurements of the power factor for the converter of FIG. 12.
FIG. $14 b$ shows measurements for the efficiency for the converter of FIG. 12.

FIG. 15 shows a soft-switching PFC AC/DC converter with grounded auxiliary switches.

FIG. 16 shows steady-state waveforms for the converter of FIG. 15.

## DESCRIPTION OF THE PREFERRED EMBODIMENT

Before explaining the disclosed embodiment of the present invention in detail it is to be understood that the invention is not limited in its application to the details of the particular arrangement shown since the invention is capable of other embodiments. Also, the terminology used herein is for the purpose of description and not of limitation.

This invention relates to U.S. Pat. No. 5,959,849, issued: Sep. 28,1999 to the same inventors and same assignee as the subject invention, which is incorporated by reference and which claims the benefit of priority to U.S. Provisional Patent Application No. 60/050,476 filed Jun. 23, 1997.

In our disclosure of the U.S. Provisional Application Serial No. 60/176,608, several novel converter topologies
are set forth which are improvements over the converter topology that has been covered in our previously referenced U.S. Pat. No. $5,959,849$ and set forth therein as FIG. 1. By this reference to U.S. Pat. No. $5,959,849$, it is considered that its' text is incorporated fully herein. FIG. 1 disclosed therein is a single-switch, 106, converter with Power Factor Correction utilizing a DCM boost circuit as the input stage to provide PFC and a forward circuit as an output staffs to provide electrical isolation. Two storage capacitors, 114 and 116, have been employed to enhance the PFC capability of the boost circuit and to relieve the voltage spike produced by the power transformer, 118. The voltages across the storage capacitors, 114 and 116, are kept at lower levels. The converter has enough line regulation capability to be applied to a universal input.

Referring to FIG. 1, converter 1 includes voltage supply VAC. 10, which can be alternating voltage or current line, that provides sinusoidal voltage with rms value of approximately 120 Volts or another value with a line frequency of approximately 60 Hz . and the like. Output terminals of voltage supply $10,10 a$ and $10 b$ are connected to input terminals $20 a$ and $20 b$ of any type of an electro magnetic interference (EMI) filter 20. EMI filter 20 includes storage devices that attenuates high transients of current passing terminals $2 c$ and $\mathbf{2 0} d$ on the way to the terminals $10 a$ and $10 b$ of voltage supply VAC. Output terminals of EMI filter $\mathbf{2 0}, \mathbf{2 0} c$ and $\mathbf{2 0} d$ are connected to the input terminals $\mathbf{5 0} a$ and $\mathbf{5 0 b}$ of a line rectifier $\mathbf{5 0}$ of a conventional type such as KBL06 or any other type consisting of a bridge arrangement of unidirectional conducting devices such as semiconductor diodes in a way that positive voltage of output of line rectifier is delivered to terminal $\mathbf{5 0} c$ connected to ground level 53 of boost/forward (primary) stage 53. Terminal 50c is connected to terminal $102 a$ of an inductive device L. 102, having a value of approximately $420 \mu \mathrm{H}$, and the like.

Terminal $102 b$ is connected to terminal $104 a$ of a unidirectional conducting device D1, 104 such as a fast acting semiconductor diode such as MUR850, and the like. Output terminal of $\mathrm{D}^{\prime}, \mathbf{1 0 4} b$ is connected positive terminal $\mathbf{1 0 6} a$ of a controllable switching device 106 , such as a solid state switch such as power MOSFET Type IRF740 or another type of a switching device, and the like. Negative terminal of switching device $\mathbf{1 0 6 b}$ is connected to ground level 53 . Switching device $\mathbf{1 0 6}$ switches on and off with a frequency higher than line frequency and with a ratio of an on and off time that is processed from output voltage at terminal VO, $\mathbf{1 3 2}$ with respect to output ground, 130 is kept constant within small limits. While switching device S, 106 is on. Inductive device L, 102 receives energy from voltage supply VAC,m 10 via EMI filter 20 and line filter 50. While switching device S 106 is off, energy stored in inductive device L, $\mathbf{1 0 2}$ is mainly transferred to the capacitive devices CS2, 116 and CS1, 114 via the chain D1, 104, and CS2, 116 and D2, 112 and CS1, 114 and terminal $50 d$ and terminal $50 c$ to terminal $102 a$ of inductive device L, 102. The capacitances of capacitive devices CS1, 114 and CS2, 116 have a value of approximately $820 \mu \mathrm{~F}$ that is great enough to keep the voltages VCS1 and VCS2 across capacitive devices CS1m 114 and CS2, 116 constant within small limits at a 60 value that is always greater than peak value of voltage supply VAC. 10 during normal operation. D2 is a unidirectional conducting device such as a fast acting semiconductor diode such as V336X and the like. This mode of operation is alike a boost converter and shapes the average current 65 drawn from the power supply VAC. 10 to be of the same shape like the voltage Vline across the power supply VAC. 10. Referring to FIG. 1, forward mode transformer TR 100
consists of two primary windings $\mathbf{1 1 0} \mathrm{m}$ and $\mathbf{1 1 8} \mathrm{m}$ with equal turn numbers and secondary winding $\mathbf{1 2 2}$. The turn ratio of windings 110:118:122 is approximately 1:1:0.4. Furthermore leakage inductors L1, 108 and L2, 120, have a value of approximately $260 \mu \mathrm{H}$ (each) and the like, in serial to primary windings $\mathbf{1 1 0} \mathrm{m}$ and $\mathbf{1 1 8} \mathrm{m}$ respectively.
Referring to FIG. 1. storage capacitors CS1, 114 and CS2, 116 are connected to the primary part of forward mode transformer TR, 100 as follows: Terminal $114 a$ of capacitive device CS1, 114 and terminal $118 c$ of leakage inductance L2. 118 are connected ground 53. Terminal $114 b$ of capacitive device CS1, 114 and terminal $112 b$ of unidirectional conducting device are connected together with terminal $110 a$ of primary winding 110 m . Terminal $116 a$ of capacitive device CS1, 116 and terminal $112 a$ of unidirectional conducting device are connected together with terminal $118 a$ of primary winding $\mathbf{1 1 8} \mathrm{m}$. Terminal of $\mathbf{1 1 0} \mathrm{c}$ of leakage inductance L1, is connected to terminal $116 b$ of capacitive device CS2, 116 and to terminal $106 a$ of switching device 106. The terminals $\mathbf{1 1 0} b, 118 a$ and $\mathbf{1 2 2} a$ of forward mode transformer are marked with a dot. They are marked as the beginning of the windings; this means that they always have the same polarity with respect to the terminals $\mathbf{1 1 0} a, \mathbf{1 1 8} b$ and $\mathbf{1 2 2} b$. While switching device S, 106, is on energy is transferred from the capacitive devices CS1, 114 and CS2, 116 to the secondary winding $\mathbf{1 2 2}$ of forward mode transformer TR, 100. While this happens part of the energy stored in the capacitive devices CS1, 114 and CS2, 116 is also stored in the leakage inductors L2, 110 and L2, 418. These two inductors act as a current limiter for energy transfer. If switching device S, 106, is off, energy stored in the leakage inductors L1, 110 and L2, 118 is fed back into the storage devices CS2, 116 and CS1, 114 as well as into the secondary winding, $\mathbf{1 2 2}$ of forward mode transformer TR, 100. The secondary winding 122 can be completely isolated from the primary side. RL represents the resistive part of a possible load between the output terminal VO, 132 of converter and output ground $\mathbf{1 3 0}$. Secondary winding 122 and uniconducting device D3, 124 can be an unidirectional conducting device such as a fast acting semiconductor diode such as MUR850 and the like. Components 122, 124 and capacitive device CL, $\mathbf{1 2 6}$ form a closed loop, where current flow is only allotted towards terminal $124 b$ of semi conducting device D3. Terminals $\mathbf{1 2 2} a$ of secondary winding 122 and negative terminal $126 a$ of capacitive device CL are connected to output ground level. Capacitive device CL has a value of approximately $900 \mu \mathrm{~F}$, that keeps output voltage VO constant within small limits while current ID3 of uniconducting device D3, 124 is not equal to load current IL.

Based on the block diagram of FIG. 2 four new and improved versions of FIG. 1 were subsequently developed and disclosed as shown below:

1) Low-Output Voltage $\mathrm{AC} / \mathrm{DC}$ Converter with PFC Capabilities

This is a single switch AC/DC PFC isolation converter with low-voltage output. The main idea in constructing a low-voltage converter is insertion of such a switchedcapacitor step-down network, (110/112/114), in between the input PFC circuit $(\mathbf{1 0 2} / \mathbf{1 0 4} 106)$ and the output circuit, (112/24) shown in FIG. 2. i.e., more than 1, from 2 to 5 and preferably a total of 4 switched-capacitor step-down networks.
The input circuit, $\mathbf{2 0} a, \mathbf{2 0} b$, can still remain a boost circuit (102/104/106) operating in DCM to provide near unity input power factor and a dc bus voltage. The switched-capacitor network converts the higher bus voltage to lower level de
voltage when the switch, 106, is turned on to drive the forward output circuit. Large conversion ratio comes from three approaches: duty ratio control, switched-capacitor step-down network and step-down transformer. It should be noted that the three stages of the converter can share the same power switch.

FIG. 3 shows the proposed converter topology with four-stage step-down switched capacitor network. The forward transformer has four equal-turn primary-windings $\left(\mathrm{N}_{p 1}=\mathrm{N}_{p, 2 a}+\mathrm{N}_{p 2 b}=\mathrm{N}_{p 3 a}+\mathrm{N}_{p 3 b}=\mathrm{N}_{p 4}=\mathrm{N}_{p}\right)$, 110, with each of them being connected to one of the capacitors. In order to have equal voltage on the storage capacitors $\mathrm{C}_{1}, \mathbf{1 1 4}, \mathrm{C}_{2}$, $114 s, C_{3}, 114 t$, and $C_{4}, 114 u$, each primary winding in the inner branches has been divided into two parts. Note that more stages can be used when even low output voltage is desired.

An example $15 \mathrm{~W}-50 \mathrm{~W} 50 \mathrm{kHz}$ converter, was built in the laboratory. The experimental prototype was designed with a 4 -stage switched-capacitor network ( $\mathrm{m}=4$ ), 110, 112, 114s. The transformer, 1L2, turn-ratio $\mathrm{n}=5$ was selected. In the construction of the prototype, the following components were used:
input choke L: $450 \mu \mathrm{H}$. MPP core, identified as $\mathbf{1 0 2}$
Diodes $\mathrm{D}_{1}, \mathrm{D}_{21}, \mathrm{D}_{32}$ and $\mathrm{D}_{43}$ : MUR840, identified as 112, 112s $112 t, 112 u$, respectively
Diodes ${ }_{D 21}, \mathrm{D}_{2 a}, \mathrm{D}_{2 b}, \mathrm{D}_{3 a}, \mathrm{D}_{3 b}$ and $\mathrm{D}_{4}$ : EGP50GL, identified as $112 v, 112 w, 112 x, 112 z, 112 z z, 112 z z z$ respectively.
Main switch S: IRFP460, identified as 106.
Output rectifier switches $S_{01}$ and $S_{02}$, F101ON
Forward transformer T: Philips 3C85 ETD-PST39
Storage capacitor $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}$ and $\mathrm{C}_{4}: 390 \mu \mathrm{~F} / 180 \mathrm{~V}$ identified as $114,114 s, 114 t, 114 u$ respectively.
Output capacitor $\mathrm{C}_{0}: 470 \mu \mathrm{~F} / 10 \mathrm{~V}$ identified as $\mathbf{1 2 6}$.
Output inductor $\mathrm{L}_{o}: 100 \mu \mathrm{H}$, MPP core identified as 122 .
PWM IC chip: UC3525A, contains 106.
The results of the operation with an input voltage of 110 volts @60 Hz were the following output values: $\mathrm{V}_{o}=3.3 \mathrm{~V} \pm 0.5 \%$; Nominal output power: $\mathrm{P}_{\text {o.nom }}=30 \mathrm{~W}$; Output power range: $10 \mathrm{~W}-50 \mathrm{~W}$; and, Switching frequency: $\mathrm{f}_{s}=50 \mathrm{kHz}$.

Experimental waveforms were recorded by hp54542A oscilloscope. FIG. 4 shows the filtered input current waveform over line cycle. It can be seen that the input current follows the sinusoidal line voltage very well, implying high power factor at the line side. The detailed input inductor current, drain to source switch voltage and switch current are shown in FIG. 5. The waveforms were recorded at the peak line voltage. It can be seen that the waveforms agree very well with the theoretical waveforms and the simulated waveforms.
In the experiment, $\pm 20 \%$ line voltage variation at 110 VAC was considered. Under different load currents, input power factor and efficiency were measured and the measurements were plotted in FIGS. 6 and 7, respectively. The measured power factor at 16A load constantly maintains above $98.5 \%$. At light load, the power factor decreased to $97 \%$ when the line voltage increased to 135 V . The measured overall efficiency of the experimental prototype is around $75 \%$ at heavy load. At light load, the efficiency is more sensitive to the line voltage change. The bulk storage capacitor voltage was also monitored in the experiment. FIG. 8 gives the plot of the capacitor voltage comparing with the theoretical calculation result at 12 A output current. Since the converter belongs to DCM-CCM type, the capacitor voltage increases with the load becoming light.

Novel Soft-Switching Topologies with PFC
The novel soft-switching topologies can be used at much higher switching frequencies than the hard-switching topologies with results of being useful at frequencies in the giga-hertz range with much reduced energy loss.
2) Dual Switch Converter with Soft-switching and Power Factor Corrections
FIG. 9 shows the Dual Switch Converter Unit with Power Factor Correction and Soft Switching converter. The following discusses this operation of the dual switch converter unit with power factor correction (DSCL). The converter consists of a power transformer with four primary windings Lp1_A, 3002, Lp2_A, 3004, Lp1_B, 3006, and Lp2_B, 3008, and 2 : isolated secondary windings Ls1, 3010, and Ls2, 2, 3012, power switches S_a, 3014 and S_b, 2, 3016 choke inductors Lchoke_A. 3018, and Lchoke_B, 3020, 6 fast rectifiers diodes, $\mathbf{3 0 2 1}$ and 3022, 4 primary storage capacitors Cs1_A, 304, Cs2_A, 3026, Cs1_B, 3028, Cs2 B, 3030, and an output storage capacitor Cout, 3032. The power switches S_A, 3034 and S_B, $\mathbf{3 0 3 6}$ are completed by their parasitic drain source capacitances Cds A, 3038, and Cds_B, 3040. The parasitic leakage inductances of power transformers are represented by L11_A, 3042, L12 A, 3044, L11_B, 3046, and L12 B, 3048.

Assuming the converter operates in steady state mode. All capacitors are charged with their nominal voltages. It can be shown that here are 5 modes of operation described in their order of occurrences:
Mode 1
Lchoke_A, 3018, and Lchoke_B, 3020, are discharged and carry no current, S A, 3034 is closed Current of Lchoke-A, 3018, increases linearly as wall as of leakage inductances L11_A, 30442 and L12 A, 3044 current of L11-A, 3042, and L12-A, 3044, is transformed to secondary winding Ls1, 3010, and rechargesCout, 3032, via D3, 3022c. In that mode energy from power line Vline is stored in Lchoke A, 3018, and energy from storage capacitors CsI-A, 3024, and Cs2-A, 3026, is transformed to output loop. Since S-B, 3036, is open and D1-B, 3022a, D2-B, 3022 $b$, and D4, $3022 d$ are reversed biased, there is no current flow in Lp 1 B , 3006, md Lp2-B, 3008.
Mode 2
S_A, 3034, opens and current of Lchoke-A, 3018, L11 $\mathrm{A}, \mathbf{3 0 4 2}, \mathrm{L} 12 \mathrm{~B}, 3048$ form a resonant tank, where Cds $\overline{\mathrm{A}}$, 3038, until Cds_A, 3038, is charged up to voltage at storage capacitors Cs 2 A, 3026, until current of leakage inductances crosses Zero. Because of D2-A Voltage across S_A, 3034, is clamped to VCs2-A, 3026, +VCs I A, $\mathbf{3 0 2 4}$. During this process voltage across leakage inductances is voltage at storage capacitors+reflected output voltage via Ls1, 3010, /LpI_A, 3002, and Ls1, 3010, /'Lp2_A, 3004 respectively. As soon as the direction of current trough leakage inductances change their sign, converter enters mode 3

## Mode 3

L11_A, 3042, LI2_A, 3044, LII_B, 3046, LI2_B, 3048, Cds_A, 3038, and Cds_B, 3040, form a coupled resonant tank, where Cds_A, $\mathbf{3 0 3 8}$ and Cds_B, $\mathbf{3 0 4 0}$ are discharged simultaneously until Cds_B, $\mathbf{3 0 4 0}$ reaches Zero. Because of body diode of Cds_B voltage across Cds-B, 3040 will not increase in negative direction. After Cds_B, 3040 is discharged completely, S_B, $\mathbf{3 0 3 6}$ is turned on by the control unit and converter enters Mode 4.
Mode 4
Mode 4 operates in the same way like Mode I while primary section A and B exchange their operation. After Voltage across Cds_A, 3038, reaches Zero, converter enters Mode 5.

Mode $\mathbf{5}$ operates in the same way like Mode $\mathbf{3}$ where primary section A and B exchange there operation. If Mode $\mathbf{5}$ is completed, converter enters Mode $\mathbf{1}$ again. There are 3 possible methods to control output voltage:

## Control Method I.

Output voltage is sensed, compared to a reference voltage and the resulting error controls a PWM controller that operates with a control that is smaller than switching frequency of converter. The PWM-signal switches the control unit on and off.

## Control Method 2

Output voltage, $\mathbf{3 0 5 0}$, is sensed and connected to a comparator that switches off as soon as output voltage is larger than a reference voltage and that switches on if sensed voltage is less than reference voltage.

## Control Method 3

On time of S_A, 3034, and S_B, 3036, is controlled from Zero to maximum value, resulting in variable frequency control of converter.
Since average current of Lchoke_A, 3018, and Lchoke_ $\mathrm{B}, \mathbf{3 0 2 0}$, depends next to linearly from line voltage, converter provides power factor correction.

Because voltage across power switches S_A, $\mathbf{3 0 3 4}$ and
S_B, $\mathbf{3 0 3 6}$ are clamped to twice of storage capacitor voltage no additional snubber is required. Since both power switches operate in zero voltage-switching mode, switching losses are reduced even at frequencies above 100 kHz .

Converter operates in complementary mode where energy is transferred during both halfcycles. This reduces the size of power to a minimum.

The topology operates in a forward mode but makes use of the leakage inductance of transformer as an active part. No secondary choke inductor is required compared to classic forward converters. Multiple outputs are possible with this topology.

It should be noted that the two power switches operate at zero-voltage switching with full power transfer. As a result, this converter can operate at $50-100 \mathrm{KHz}$ and possibly higher.
3) Single-Stage Soft Switching ac/dc Converter with Floating Auxiliary Switch

A new soft-switching topology is obtained by adding an auxiliary circuit to the original $\mathrm{AC} / \mathrm{DC}$ converter as disclosed in FIG. 1. This original converter circuit cannot achieve high power density due to the fact that the power switch operates under hard-switching with higher than 400 V drain-source voltage. In order to create a ZVS condition for the power switch, $\mathbf{1 0 0 6}$, an auxiliary switch $\mathrm{S}_{a}, \mathbf{1 0 0 7}$, two resonant inductors, $\mathrm{L}_{r 1} 1100$, and $\mathrm{L}_{r 2}, 1100 a$, a resonant capacitor $\mathrm{C}_{r}, 1114$, and a diode $\mathrm{D}_{r}, 1112$ are introduced, shown in FIG. 5-1. To relieve the capacitive turn on loss on the auxiliary switch, low output capacitance MOSFET should be considered in selecting $\mathrm{S}_{a}$.

## Principle of Operation

In each switching cycle, with the auxiliary switch $\mathrm{S}_{a}$ 1007, turning on a short interval of resonant takes place during which the main switch, 1006, turns on with ZVS. The cyclic operation of the proposed converter is almost the same as its hard-switching counterpart except that a resonant mode is inserted. The switching waveforms are shown in FIG. 5-2 and the switching periods are described as follows by assuming that capacitor voltages $\mathrm{V}_{C s 1-} 1114=\mathrm{V}_{C s 2}$, $1114 a=\mathrm{V}_{\text {Csm. }} .1114 b$ are constant and the line voltage, 1020 , is $\mathrm{V}_{g}$ in one switching cycle.

Before the auxiliary switch is turned on, the main switch, 1006, is open, and its output capacitor holds a voltage of $2 \mathrm{~V}_{C s}$. The resonant inductors carry zero current. Let's start the cyclic operation when the auxiliary switch is turned on at $t_{0}$.

Switching Period 1:
At $t=t_{0}$, the auxiliary switch $\mathrm{S}_{a}, \mathbf{1 0 0 7}$ is turned on. A resonance takes place firstly among $\mathrm{C}_{s w}, 1114 d, \mathrm{C}_{r}, 1114 a$. $\mathrm{L}_{r 1}, 1100$ and $\mathrm{L}_{r 2}, 1100 a$. In order to create zero-voltageswitching condition for the main switch S, 1006, the resonant capacitance $\mathrm{C}_{r}, \mathbf{1 1 1 4} a$, must be larger than the output capacitance $\mathrm{C}_{s w}, \mathbf{1 1 1 4} a$, of the main MOSFET switch, i.e., $\mathrm{C}_{r} / \mathrm{C}_{S W}>1$, that in order to create zero-voltage-switching condition for the main switch S, 1006, we must design the resonant capacitance $C_{r}, 1114 a$, to be larger than the output capacitance $\mathrm{C}_{S W}$, of the main MOSFET switch, i.e., $\mathrm{C}_{r} / \mathrm{C}_{s w}>1$.

Switching Period 2:
With the switch voltage $\mathrm{v}_{S W}$ decreasing to zero, diode $\mathrm{D}_{S W}, \mathbf{1 1 2 4}$, conducts. The input inductor L, 1002, is magnetizing in this period. The resonance continues among $\mathrm{C}_{r}$, $1114 a, \mathrm{~L}_{r 1}, 1100$ and $\mathrm{L}_{r_{2}}, 1100 a$
In this period, the main switch is turned on with ZVS. This period ends when the resonant capacitor voltage reaches zero.
Switching Period 3:
With the capacitor voltage $\mathrm{V}_{C r}, \mathbf{1 1 1 4} a$, resonant to zero, diode $\mathrm{D}_{r}, 1112$ turns on. Since $\mathrm{S}-\mathrm{L}_{r 2}-\mathrm{D}_{r}-\mathrm{L}_{r 1}-\mathrm{S}$ forms a freewheeling loop, the resonant inductor keeps a constant current. The auxiliary switch can be turned off with zero-current-switching (ZCS) at anytime when the resonant inductor current $\mathrm{i}_{L r}$ becomes negative. The transformer primary windings $\mathrm{N}_{p 1}, 1110$, and $\mathrm{N}_{p 2}, \mathbf{1 1 1 0} a$, transfer energy to its secondary $\mathrm{N}_{s}, 1110 \mathrm{~b}$, from energy storage capacitors $\mathrm{C}_{s 1}, 1114$, and $\mathrm{C}_{s 2}, 1114 b$, respectively. The input inductor continues magnetizing, absorbing energy from the line.

Switching Period 4:
The main switch, 1006, is turned off. The switch output capacitor $\mathrm{C}_{S W}, \mathbf{1 1 1 4} d$ is quickly charged to $2 \mathrm{~V}_{C s}$ by input inductor current $\mathrm{i}_{L}$ and resonant inductor current $\mathrm{i}_{L r}$. Then diode $\mathrm{D}_{21}, 1112$, starts conducting to clamp the main switch voltage. Assume the switch voltage reaches $2 \mathrm{~V}_{C s}$, with zero time. This switching period ends when both the resonant inductor current and the primary winding current reach zero. Because $\mathrm{L}_{r}, \mathbf{1 1 0 0}$, and $\mathrm{L}_{k}, \mathbf{1 1 0 0} a$, are very small, the duration of this period can be neglected.
Switching Period 5:
Input inductor, 1002, continues to demagnetize until all the magnetic energy is released to charge the storage capacitors, 1114 and $1114 b$.
Switching Period 6
With the input inductor decreasing to zero, diode $\mathrm{D}_{1}$, 1112, turns off. All the voltages and currents remain constant. The converter is waiting for the next driving signal $\mathrm{S}_{a}$ to start a new switching cycle.

Practical considerations are now noted to explain the values of the various components, which will be used in the construction of the referenced converter.
(a) To improve the input power factor and stabilize the output voltage, two higher value storage capacitors are used in the proposed converter. In steady-state operation, the storage capacitor voltages can be considered as constant. It can be shown that the higher the storage capacitor voltage the higher the input power factor can be obtained. Unfortunately, almost all the components voltage stresses are directly related to the storage capacitor voltage. In practical design, some trade off must be made.
(b) To ensure the converter operates in CCM, we must design the input inductance must be less than the critical inductance: auxiliary switch. Between each resonant capacitor and the switch, two diodes are connected to block the switch voltage at $2 \mathrm{~V}_{C \text { s }}$. The block diodes conduct only a short time in one switching cycle; so only low rating is required; and
(e) Single stage soft-switching with grounded auxiliary switch To avoid the parasitic ringing of the switch, it has been determined that this is overcome by grounding of the auxiliary switch as discussed under the following 3).
3) Single Stage Soft-Switching with Grounded Auxiliary Switch

FIG. 12 shows a modified circuit of FIG. 10 by adding diodes $\mathrm{D}_{B 1}$ 1224, $\mathrm{C}_{r 1}, 1214$, and $\mathrm{C}_{R 2}, 1214 a$ and in which the numbering designates the components of FIG. 10 where each is common

Specifications of the circuit of FIG. 12:

| Nominal input voltage: | $\mathrm{V}_{1 . \mathrm{rms}}=110 \mathrm{~V} @ 60 \mathrm{~Hz} ;$, identified as 1020. |
| :--- | :--- |
| Output voltage: | $\mathrm{V}_{\mathrm{o}}=50 \mathrm{~V} \pm 1 \% ;$ |
| Nominal load current: | $\mathrm{I}_{0}=2 \mathrm{~A} ;$ |
| Switching frequency: | $\mathrm{f}_{\mathrm{s}}=300 \mathrm{kHz}$. |

Design:
To compromise between voltage stress and regulation capabilities, we set was seen because of the use of boost type circuit at the converter's input and the affect of line filter.

The measured power factor and efficiency are given in FIG. 14((a) and (b) respectively). Power factor higher than $93 \%$ can be ensured for output from 50 W to 100 W when line changes from 100 V to 120 V . At high load, the converter efficiency (including the line filter and the start resistor) is maintained about $80 \%$. At light load, when the line becomes high, the efficiency decreases due to disappear of the ZVS condition.

The focus here is on eliminating some disadvantages of the previous soft-switching converter. Among the improvements to be made is make the auxiliary switch soft switching, easy to drive switches, and to use less components.
The second Single-Stage PFC AC/DC Converter with ZVS/ZCS operation is shown in FIG. 15. The main advantages of this converter are:

1. Both switches are soft-switching: ZVS for the main switch and ZCS for the auxiliary switch.
2. Both switches are grounded which makes them easy to control.
3. Less components.

Principle of Operation:
The main switching waveforms and the equivalent circuits for the modes of operation are shown in FIG. 15 and FIG. 16 respectively. As can be noted, this converter has six modes of operation. Before the auxiliary switch, 1007, is turned on, the main switch, 1006, is open, and its output capacitor holds $2 \mathrm{~V}_{C s}$ where $\mathrm{V}_{C s 1}=\mathrm{V}_{C s 2}=\mathrm{V}_{C s}$. The resonant inductors carry zero current. The modes of operation start at $\mathrm{t}_{0}$ and are as follows:
Mode $1\left(\mathrm{t}_{0}<\mathrm{t}<\mathrm{t}_{1}\right)$ : At $\mathrm{t}=\mathrm{t}_{0}$, the auxiliary switch $\mathrm{S}_{a}, \mathbf{1 0 0 7}$, is turned on. The equivalent circuit waveform for this mode is shown in FIG. 16. $\mathrm{C}_{s w}, 1502, \mathrm{C}_{r a}, 1504$, and $\mathrm{L}_{r a}, \mathbf{1 5 0 6}$, form a resonant loop. At the end of this mode $\left(\mathrm{t}=\mathrm{t}_{1}\right)$, the main switch (S), 1006, capacitor voltage. $\mathrm{V}_{C s w}$, hits zero. After this time, $S$ can be turned on at ZVS.
Mode $2\left(\mathrm{t}_{1}<\mathrm{t}<\mathrm{t}_{2}\right)$ : After turning $\mathrm{S}, \mathbf{1 0 0 6}$, on at $\mathrm{t}=\mathrm{t}_{1}$, waveform, $\mathrm{C}_{r a}, \mathbf{1 5 0 4}$, and $\mathrm{L}_{r a}, \mathbf{1 5 0 0}$, resonate together until the current $\mathrm{i}_{s a}$ through and the voltage $\mathrm{V}_{s a}$ across auxillary switch, $1007, \mathrm{~S}_{a}$ become equal to zero. Because the current through, $1007 \mathrm{~S}_{a}$ is equal to zero now, $\mathrm{S}_{a}, \mathbf{1 0 0 7}$, can be turned off at ZCS. As can be noted from the switching waveforms in FIG. 16, the ZCS condition for turning $\mathrm{S}_{a}$ off is available for a long period since it can be turned off anytime before turning mail switch, 1006, S off.

Mode $3\left(\mathrm{t}_{2}<\mathrm{t}<\mathrm{t}_{3}\right)$ : In this mode, $\mathrm{V}_{(r a}=0$ and the equivalent circuit for this mode is a freewheeling loop. The inductor current $\mathrm{i}_{\text {Lra }}$ keeps constant until main switch, 1006, S is turned off at $t=t_{3}$.
Mode $4\left(\mathrm{t}_{3}<\mathrm{t}<\mathrm{t}_{4}\right)$ : At $\mathrm{t}=\mathrm{t}_{3}$, main switch, 1006, S is turned off. The switch output capacitor $\mathrm{C}_{s w}, \mathbf{1 5 0 2}$, is quickly charged up to $2 \mathrm{~V}_{C s}$ by both currents $\mathrm{i}_{L 1}$ and $\mathrm{i}_{L r a}$. The conduction of the diode $\mathrm{D}_{\text {link }}, 1508$, clamps $\mathrm{V}_{\text {Csw }}$ to $2 \mathrm{~V}_{C s}$. Also, $\mathrm{i}_{L k}=\mathrm{i}_{D o}=0$ at the end of this mode. Because $\mathrm{L}_{r a}, 1506$, and $\mathrm{L}_{k}, \mathbf{1 5 1 0}$, are very small, the duration of this mode can be neglected so that $t_{4}-t_{3} \approx 0$.
Mode $5\left(\mathrm{t}_{4}<\mathrm{t}<\mathrm{t}_{5}\right)$ This mode starts when $\mathrm{D}_{\text {link }}, \mathbf{1 5 0 8}$ starts to conduct. The input inductor $\mathrm{L}_{1}, \mathbf{1 5 1 2}$ is demagnetizing during this mode until $i_{L 1}$, hits zero at $t=t_{5}$. The equivalent circuit for this mode is shown in FIG. 47e.

Mode $6\left(\mathrm{t}_{5}<\mathrm{t}<\mathrm{t}_{0}+\mathrm{T}_{s}\right)$ : Because $\mathrm{i}_{L 1}=0, \mathrm{D}_{1}, \mathbf{1 5 1 4}$, turns off at the beginning of this mode. No changes occur for the voltages and currents during this mode until turning auxillary switch $1007 \mathrm{~S}_{a}$ again initiating the next switching cycle.

While the invention has been described, disclosed, illustrated and shown in various terms of certain embodiments or modifications which it has presumed in practice, the scope of the invention is not intended to be, nor should it be deemed to be, limited thereby and such other modifications or embodiments as may be suggested by the teachings herein
3. A power supply of claim 1 wherein said more than one inductive-capacitative stages are 4(four) in number whereby output voltage of approximately 3.3 (three-point-three) is realized.
4. An AC to DC converter with power factor correction, comprising in combination:
a power supply;
a power factor correction (PFC)circuit means;
an AC to DC power conversion circuit means connected to the PFC circuit means; a step-down switched capacitor network; and,
a power on and off switch and an on and off auxiliary switch for controlling both the PFC circuit means and the AC to DC power conversion circuit means, wherein the converter operates at an efficiency of greater than approximately $80 \%$ (eighty percent) and at a frequency of greater than about 500 (five hundred) kilo-hertz.
5. The power supply of claim 4 wherein the auxiliary switch is grounded.
6. The power supply of claim 4 wherein both of said switches each have a resonant capacitor and a blocking diode whereby the switch voltage is blocked.
7. The power supply of claim 4 wherein the controllable conducting mean, which operates with a switching frequency, is greater than approximately 500 (five hundred) kilo-hertz.
8. The power supply of claim 4 wherein a ratio between 5 on and off time of said controllable means is controlled by: means for sensing at least one of voltage and current of the power supply.
9. The power supply of claim 5 wherein the ratio between on and off time of said controllable conducting means is also controlled by: a sensed overload of the power supply.
10. The power supply of claim 5 wherein the ratio between on and off time of said controllable conducting means is further controlled by: an external source chosen from one of:
a voltage; and current.

