# Power Converter Possessing Zero-Voltage Switching and Output Isolation 

Issa Batarseh<br>University of Central Florida

Kasemsan Siri
University of Illinois at Springfield

Find similar works at: https://stars.library.ucf.edu/patents University of Central Florida Libraries http://library.ucf.edu

This Patent is brought to you for free and open access by the Technology Transfer at STARS. It has been accepted for inclusion in UCF Patents by an authorized administrator of STARS. For more information, please contact STARS@ucf.edu.

## Recommended Citation

Batarseh, Issa and Siri, Kasemsan, "Power Converter Possessing Zero-Voltage Switching and Output Isolation" (1995). UCF Patents. 472.
https://stars.library.ucf.edu/patents/472

[54] POWER CONVERTER POSSESSING ZERO-VOLTAGE SWITCHING AND OUTPUT ISOLATION
[75] Inventors: Issa E. Batarseh, Oviedo, Fla.; Kasemsan Siri, Canoga Park, Calif.
Assignee: University of Central Florida, Orlando, Fla.
Appl. No.: 179,348
[22] Filed:
Jan. 10, 1994
[51] Int. Cl. ${ }^{6}$ $\qquad$ H02M 3/335; G05F $1 / 10$
[52] U.S. C.
[58] Field of Search $\qquad$ 363/16, 20, 21, 24, $363 / 25,26,222,259,344 ; 323 / 222,259,344$

## References Cited

U.S. PATENT DOCUMENTS

$$
\begin{array}{rrr}
4,885,675 & \text { 12/1989 } & \text { Henze et al. .......................... } 363 / 26 \\
5,111,372 & 5 / 1992 & \text { Kameyama et al. ............. } 363 / 20
\end{array}
$$

Primary Examiner-Steven L. Stephan
Assistant Examiner-E. To
Attorney, Agent, or Firm-James H. Beusse

## ABSTRACT

A modified boost converter accomplishes power trans-
fer to a load with an electrical isolation, a zero-voltage and a zero-current switching, a transformer core resetting mechanism, and component stresses identical to those in the conventional boost converters. The power converter contains two switching devices, a main one connected in parallel and a secondary one connected in series with a transformer primary winding. A secondary winding of the transformer is connected through an output rectifier to the load. Zero-voltage switching and proper transformer-core resetting are achieved from the resonance that exists between the parasitic capacitance of the secondary switching device and the magnetization inductance of the transformer. A transformer leakage inductance facilitates zero-current switching; thus, reducing the recovery time and current in the output rectifier, and the turn-on switching loss in the conventional main switching device. The switching converter contains a lossless clamping circuit, to limit the voltage stresses across both of the power switching devices to the reflected output voltage appearing across the primary.












FIG. 15


FIG. 16


FIG. 18



FIG. 20


## POWER CONVERTER POSSESSING

 ZERO-VOLTAGE SWITCHING AND OUTPUT ISOLATION
## BACKGROUND OF THE INVENTION

This invention relates to power systems and more particularly to DC-DC switching power converters having reduced power consumption.

Due to the widespread use of switchmode power supplies, utility AC power systems have to deliver power to an increasing number of non-linear loads. These non-linear loads create significant electromagnetic interference in the harmonic currents drawn from the utility power buses. In addition to the unnecessary losses in power transmission due to the presence of these harmonic currents, the utility systems are polluted since conductive and radiated electromagnetic interference can propagate and degrade the performance of other sensitive electronic equipments or appliances sharing the same power bus.

Conventional approaches use passive line filters to attenuate these interferences. These approaches are no longer effective because bulky components are needed to absorb the harmonic currents and the fundamental component of the currents still have higher RMS value than necessary.

The preferred remedy for attenuating interference is active power factor correction in which switchmode converter topologies are utilized. A boost converter is the best topology for this application because it can be operated to draw continuous current with much less harmonics, resulting in ease of line-filtering.

In the conventional boost converter topology, power transfer to the load is accomplished without electrical isolation from line to output since its output rectifier is a passive switch which cannot prevent a transformer inserted between the rectifier output and load circuit from saturating. The lack of electrical isolation makes it impossible to achieve a step-down output voltage in the single stage of power conversion.

Another type of boost converter configurations is the push-pull configuration. In the push-pull converter configurations, such as the converter described in U.S. Pat. No. $4,885,675$, an isolation transformer is required to have two windings at the primary side and full-wave rectification at the secondary side so as to operate the transformer symmetrically without core saturation. However, the voltage stresses on the push-pull switching devices are twice the reflected output voltage at either side of the primary windings. Consequently, the push-pull boost converter will sacrifice more costly switching devices in order to achieve the same conduction losses yielded from the conventional boost converter. For example, a push-pull boost converter with nearly unity power factor used in a 200 volt AC system will require active switching devices having as high as 1000 volt breakdown voltage. The on-resistance of such switching devices is significantly high, causing more conduction losses.

## SUMMARY OF THE INVENTION

This invention uses a modified single-ended boost converter circuit which is suitable for current shaping and EMI reduction applications due to its continuous input current. The inventive converter provides a stepup or step-down output voltage and provides electrical isolation using a transformer which requires only two
transformer windings, i.e. one for a primary side and another for a secondary side.
A main switching device is connected through a choke in parallel with the return terminal of the line voltage and one terminal of the transformer primary winding. An additional secondary switching device is connected in series with the other terminal of the transformer winding. The secondary side of the transformer is connected through an output rectifier to the load.
A proposed auxiliary circuit is described that consists of the additional active switching device in series with the primary winding of the transformer. By adding this auxiliary circuit across the main switching device in the conventional boost converter and moving the rectifier to the secondary winding of the transformer, a modified boost converter is accomplished to provide step-up or down output voltage while achieving electrical isolation between the line and the output.

The additional active switch has parasitic capacitance which connects in series with the magnetization inductance of the primary winding. Due to the presence of parasitic capacitance across the additional active switch and magnetization inductance of the transformer primary winding, resonance occurs within the turn-off interval of the switch, thus facilitating zero-voltage switching. In addition, the turn-on loss of the main switching device is minimized due to the presence of the leakage inductance of the transformer which allows soft switching by providing a smooth diversion of the input choke current from the primary winding to the main switch. As a consequence, the recovery time and the current in the output rectifier are reduced without slowing down the turn-on switching transition time of the main switching device.

The switches are controlled with complementary pulses that are provided at a duty ratio of greater than $50 \%$ so as to provide sufficient time to reset the transformer core. Since the transformer turn ratio can be selected to provide step-up or step-down output voltage, the output voltage regulation can be accomplished in most applications despite the restricted range of the operating duty ratio.

The switching devices in the converter are controlled by pulses having a duty ratio of greater than 0.5 so that the voltage stresses on the switching devices are limited to the reflected output voltage across the primary winding.

The operational range of the duty ratio can be extended by providing a faster core-reset mechanism which requires an auxiliary transformer winding having a fewer number of turns than the secondary winding. However, the circuit will sacrifice higher voltage stress on the switching device that is connected in series with the primary winding while the voltage stress on the main switch remains unchanged.

## BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic diagram of an ideal boost power 0 converter circuit providing isolation and zero-voltage switching;

FIG. 2 are diagrams of waveforms of input choke current ( $i_{g}$ ) and voltage drop across $S_{1}$ of the circuit shown in FIG. 1;

FIG. 3 are diagrams of waveforms of input choke current ( $\mathrm{i}_{g}$ ), reflected load current ( $\mathrm{i}_{0} / \mathrm{m}$ ), magnetization current (iLm) and voltage across $S_{2}\left(v_{s}\right)$ of the circuit shown in FIG. 1;

FIG. 4 is normalized trajectory of magnetization current and capacitor voltage of the circuit shown in FIG. 1;

FIG. 5 are characteristics of ideal ZVS boost converter of the circuit shown in FIG. 1;
FIG. 6 is a schematic diagram of another proposed power converter circuit with zero voltage switching, near-lossless clamping circuit and output voltage isolation;
FIG. 7 is a diagram of a waveform for $\mathrm{i}_{\mathrm{L}} \mathrm{m}$ and $\mathrm{v}_{\boldsymbol{c}}$ of 10 the circuit shown in FIG. 6;
FIG. 8 is a state plane diagram of $\mathrm{i}_{\mathrm{L} m}$ vs. $\mathrm{v}_{\mathrm{c}}$ for $\mathrm{i}_{n L}$. $\max >1$ of the circuit shown in FIG. 6;
FIG. 9 is a schematic diagram of another proposed circuit with isolation and extended operational duty 15 ratio;
FIG. 10 are graphs displaying characteristic of $\mathbf{D}_{\text {min }}$ vs. $\mathrm{f}_{n s}$ for $\mathrm{n}=1.0,0.75,0.5,0.25$ of the circuit shown in FIG. 9;
FIG. 11 are diagrams of simulation results for $\mathrm{v}_{s 2}, \mathrm{i}_{g}$ and $\mathrm{i}_{L m}$ for duty ratio 0.5 of the circuit shown in FIG. 9;

FIG. 12 are diagrams of simulation results for $v_{S 1}$ and $v_{S 2}$ for duty ratio 0.5 of the circuit shown in FIG. 9;
FIG. 13 are diagrams of simulation results for $\mathrm{i}_{g}$ and 25 $v_{S 2}$ for duty ratio 0.5 of the circuit shown in FIG.
FIG. 14 are diagrams of simulation results for $i_{g}$ and $v_{S 2}$ for duty ratio 0.9 of the circuit shown in FIG. 9;
FIG. 15 are diagrams of simulation results for $v_{S 1}$, $v_{S 2}$ and $v_{0}$ for duty ratio 0.9 of the circuit shown in FIG. 9 ;

FIG. 16 are diagrams of simulation results for $\mathrm{I}_{L_{m}}$ and $v_{S 2}$ for duty ratio 0.9 of the circuit shown in FIG.
FIG. 17 are diagrams of preliminary results from the PSPICE simulation of the circuit shown in FIG. 6;

FIG. 18 are diagrams of experimental waveforms for primary current $i$ and $v_{S 2}$ of the circuit shown in FIG. 6 ;

FIG. 19 are diagrams of experimental waveforms for input current $\mathrm{i}_{g}$ and $\mathrm{v}_{S 2}$ of the circuit shown in FIG. 6;

FIG. 20 are diagrams of experimental waveforms for the output rectifier current $\mathrm{i}_{o}$ and $\mathrm{v}_{S 2}$ of the circuit shown in FIG. 6; and
FIG. 21 is a block diagram of the active power factor correction system using ZVS current-fed converter.

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

An ideal converter possessing zero-voltage switching (ZVS) and output isolation is shown in FIG. 1 and designated as 10 . Circuit 10 is connected between line or voltage source $\mathrm{V}_{g}$ and load $\mathrm{R}_{0}$. Converter 10 has a choke or inductor $L$ connected at an input terminal to voltage source $\mathrm{V}_{\mathrm{g}}$ with the other terminal of the choke connected to main switching MOSFET M M . MOSFET $M_{1}$ is represented by diode $D_{1}$ and switch $S_{1}$.
MOSFET $\mathrm{M}_{1}$ is connected in parallel with the circuit consisting of source $\mathrm{V}_{g}$ and the choke L connected in series and is connected to a terminal on a primary winding of transformer $\mathrm{T}_{1}$. MOSFET M $\mathrm{M}_{2}$ is represented by switch $S_{2}$, capacitor $C$ and diode $D_{2}$ that are connected in series with the primary winding of transformer $\mathrm{T}_{1}$.

Output transformer $\mathrm{T}_{1}$ has a magnetizing inductance designated as $\mathrm{L}_{m}$ that appears across the primary winding. Capacitor C is preferably a parasitic junction capacitance of MOSFET M 2 . A control circuit 40 is connected to switch MOSFET $\mathrm{M}_{1}$ and MOSFET M ${ }_{2}$. Control circuit $\mathbf{4 0}$ provides complementary pulses $\mathrm{v}_{100}$ and
$\mathrm{v}_{101}$ to enable MOSFETS $\mathrm{M}_{1}$ and disable MOSFET M2 or vice versa. Inductance $L_{m}$ and capacitor $C$ form a series resonant circuit to permit switch $\mathrm{S}_{2}$ to be turned on and off when the voltage vS2 across switch $S_{2}$ is zero volts.

Transformer $\mathrm{T}_{1}$ has a turn ratio of $\mathrm{n}: 1$ and provides electrical isolation and energy transfer from the input choke L and the voltage source $\mathrm{V}_{g}$ to the output circuit or rectifier 42. Circuit 42 consists of diode $\mathrm{D}_{3}$ in series with a secondary of terminal $T_{1}$ and a filter capacitor $C$. Output circuit 42 is connected in parallel with the secondary of transformer $\mathrm{T}_{1}$ to load $\mathrm{R}_{0}$. The value of the reflected output capacitance seen from the primary is $\mathrm{C}_{0} / \mathrm{n}^{2}$ and is much larger than the resonant capacitor C .
In FIG. 1, i denotes the transformer primary current which has two components, a reflected load current ( $\mathrm{i}_{0} / \mathrm{n}$ ) and a magnetization current $\mathrm{i}_{L m}$. However only current $\mathrm{i}_{L_{m}}$ contributes linearly to the magnetic flux stored in the transformer core. MOSFETS $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$ are enabled and disabled so that a resonant phenomenon occurs in the converter circuit 10 to provide polarity reversal of $\mathrm{i}_{L_{m}}$ within every switching period. Effectively, this polarity reversal causes the magnetic flux density in transformer $T_{1}$ to reset and to swing within the linear region of the transformer core characteristics.

Assuming that the circuit 10 is operating in steady state and in the continuous conduction mode ( $\mathrm{i}_{g}(\mathrm{t})>0$ at all times), waveforms of the converter input choke current ( $\mathrm{i}_{g}$ ) and the voltage across switch $\mathrm{S}_{1}\left(\mathrm{v}_{S_{1}}\right)$ are shown in FIG. 2. Referring to FIG. 2, at time $t_{0}$, switch $S_{1}$ is turned on and $S_{2}$ turned off by circuit 40 , causing $\mathrm{i}_{g}$ to increase linearly in time and $\mathrm{v}_{S 1}$ being held at zero voltage. At time $t_{0}+$ DT $_{S}$, circuit 40 turns off switch $S_{1}$ while switch $S_{2}$ is turned on a little before time $\mathrm{t}_{0}+\mathrm{DT}_{S}$ to keep current $\mathrm{i}_{g}$ flowing smoothly through the primary winding of transformer $\mathrm{T}_{1}$ thus avoiding a large voltage spike. At time, $\mathrm{t}_{o}+\mathrm{DT}_{S}$, the voltage $\mathrm{v}_{S 1}$ transits from zero to $n v_{0}$, i.e. the reflected output voltage across the primary winding. Voltage $v_{S 1}$ remains at nvo until time $t_{0}+T_{S}$ when circuit 40 again turns on and off switch $S_{1}$ and $S_{2}$, respectively. Circuit 40 maintains a small overlapping on-time between switches $S_{1}$ and $S_{2}$ to ensure current $\mathbf{i}_{g}$ maintains its continuity and deterministic slopes during switching transitions of both switches $S_{1}$ and $S_{2}$.

In FIG. 3, there is shown a more detailed waveform regarding the magnetization and the reflected-load currents ( $\mathrm{i}_{L_{m}}$ and $\mathrm{i}_{0} / \mathrm{n}$ ) in comparison with the input choke current ( $\mathrm{i}_{\mathrm{g}}$ ) during converter 10 operation. In addition, the waveform of the voltage across switch $S_{2}$ (designated as $v_{S 2}$ ) is shown to remain at zero from time $t_{1}$ until switch $S_{2}$ is turned on at time $t_{0}+D T_{S}$ to achieve zero-voltage switching.

During time $\mathrm{t}_{0}+\mathrm{DT} \mathrm{T}_{S} \leqq \mathrm{t}<\mathrm{t}_{0}+\mathrm{T}_{S}$, the majority of current $\mathrm{i}_{g}$ contributes to the power transfer from the primary to the secondary side of the transformer $\mathrm{T}_{1}$ which provides the DC power to the load circuit $\mathrm{R}_{0}$. A small portion of current $\mathrm{i}_{\mathrm{g}}$ contributes to the magnetic energy stored in the transformer core, which is represented by the magnetization current $\mathrm{i}_{L_{m}}$. During this time interval $i_{L_{m}}$ is increasing even though current $\mathrm{i}_{g}$ is decreasing. Because a majority of current $\mathrm{i}_{g}$ causes diode $D_{3}$ to remain forward-biased which results in a voltage $n \mathrm{~V}$ o appearing across inductance $\mathrm{L}_{m}$. The magnetization current $i_{L m}$ increases linearly from a negative value to zero and then to a maximum positive value at time $\mathrm{t}_{0}+\mathrm{T}_{s}$.

At time $t_{0}+\mathrm{T}_{S}$ (or $\mathrm{t}_{0}$ ), diode $\mathrm{D}_{3}$ is forced to turn-off by circuit 40 enabling switch $S_{1}$ and disabling $S_{2}$ resulting in current $\mathrm{i}_{L_{m}}$ reaching its maximum value designated as $i_{L_{m} m a x}$. From time $\mathrm{t}_{0}+\mathrm{T}_{S}$ to time $\mathrm{t}_{1}+\mathrm{T}_{S}$ (or $\mathrm{t}_{0}$ to $\mathrm{t}_{1}$ ), inductor $\mathrm{L}_{m}$ and capacitor C form a resonant circuit loop due to the conduction of switch $\mathrm{S}_{1}$. As can be seen from the waveforms shown in FIG. 3, current $\mathrm{i}_{\mathrm{L} m}$ decreases sinusoidally from its positive maximum ( $\mathrm{I}_{L m, \max }$ ), crosses zero and approaches its negative minimum ( $-\mathrm{I}_{L m, \max }$ ) while voltage across $\mathrm{C}\left(\mathrm{v}_{S 2}\right)$ completes its positive half of a sine wave at time $t_{1}+\mathrm{T}_{S}$ (or $t_{1}$ ). At time $t_{1}+T_{S}$ (or $t_{1}$ ), antiparallel diode $\mathrm{D}_{2}$ across capacitor $C$ becomes forward-biased due to the negative current ( $-\mathrm{I}_{L m, \max }$ ) attempting to charge capacitor C in the opposite direction. Assuming that diode $\mathrm{D}_{2}$ is ideal, the voltage across capacitor C is clamped to zero and causing zero voltage drop across inductor $\mathrm{L}_{m}$. Consequently, current $i_{L_{m}}$ remains at its negative minimum ( $-I_{L m, \max }$ ) until switches $S_{1}$ and $S_{2}$ are turned off and turned on, respectively, at time $t_{0}+(1+\mathrm{D}) \mathrm{T}_{S}$ (or $\mathrm{t}_{2}=\mathrm{t}_{0}+\mathrm{DT}_{S}$.

From the waveforms of current $i_{L_{m}}$ and voltage $v_{S 2}$ (or $\mathrm{v}_{\mathrm{c}}$ for simplicity) shown in FIG. 3, their normalized trajectory

$$
\left(\frac{i_{L_{m}{ }^{20}}}{n V_{0}} \text { versus } \frac{v_{c}}{n V_{0}}\right)
$$

can be constructed as shown in FIG. 4. The following 30 quantities are defined for convenience:

$$
\begin{aligned}
& z_{0}=\sqrt{\frac{L_{m}}{C}} \\
& \omega_{0}=\frac{1}{\sqrt{L_{m} C}}
\end{aligned}
$$

The resonant period $\mathrm{T}_{o}$ must be properly determined to ensure that sufficient time is provided to reset the magnetic core in a resonant fashion. From the waveforms of current $i_{L_{m}}$ and voltage $v_{S 2}\binom{$ or }{$v_{c}}$ shown in FIG. 3,

$$
\frac{T_{0}}{2}
$$

is the time spent in resetting current $\mathrm{i}_{L_{m}}$ from $\mathrm{I}_{L_{m, \max }}$ to $\mathrm{I}_{L m, \max }$, Which is equal to one half of the resonant period. This resetting time must be less than the time for turning-on of switch $\mathrm{S}_{1}\left(\mathrm{D} \mathrm{T}_{S}\right)$. This condition can be expressed as

$$
\begin{equation*}
\frac{T_{O}}{2} \leqq D T_{S} \tag{1}
\end{equation*}
$$

If we define the normalized switching frequency,

$$
\begin{equation*}
\omega_{n s}=\frac{f_{S}}{f_{O}}=\frac{T_{O}}{T_{S}} \tag{2}
\end{equation*}
$$

Equation (1) can be rewritten as

$$
\begin{equation*}
\omega_{n S} \leqq \leqq 2 D \tag{3}
\end{equation*}
$$

Equation (3) is characterized by the lower right triangular area shown in FIG. 5. If the selected $\omega_{n S}$ and D pair is located within the triangular area, the core-reset
mechanism as well as zero-voltage switching of voltage $v_{S 2}$ can be achieved successfully without saturating the core of transformer $\mathrm{T}_{1}$. To facilitate the selection of switching of switching device $S_{2}$ with proper voltage ratings, one needs to characterize the relative voltage stress ( $V_{S 2, \max } / \mathrm{nV} \mathrm{V}_{0}$ ).

From the current $\mathrm{i}_{L_{m}}$ waveform depicted in FIG. 3, the change in the magnetization current when switch $\mathrm{S}_{2}$ is on from time $\mathrm{t}_{0}+\mathrm{DT}_{S}$ to time to $+\mathrm{T}_{S}$ is $2 \mathrm{I}_{L m, m a x}$. 10 Therefore, we can write

$$
\begin{align*}
I_{L m, \max } & =\frac{\left.i_{L_{m}\left(t_{O}\right.}+T_{S}\right)-i_{L m}\left(t_{O}+D T_{S}\right)}{2}  \tag{4}\\
& =\frac{1}{2} \frac{n V_{O}}{L_{m}}(1-D) T_{S}
\end{align*}
$$

In terms of normalized quantity, (4) can be rewritten as

$$
I_{n L m, \max }=Z_{0} \frac{I_{L m, \max }}{n V_{O}}=\frac{1}{2}(1-D) T_{S} \frac{Z_{O}}{L_{m}}
$$

or

$$
\begin{equation*}
I_{n L m, \max }=\frac{1}{2}(1-\mathrm{D}) \mathrm{T}_{S \omega_{0}} \tag{5}
\end{equation*}
$$

From the state-trajectory shown in FIG. 4, the normalized capacitor voltage of capacitor $C$,

$$
v_{n c}=\frac{v_{S 2}}{n V_{0}}
$$

is maximum when current $\mathrm{in}_{n L m}$ reaches zero. Since the center of the circular trajectory is at the origin, we have the following expression:

$$
\begin{equation*}
v_{n C, \max }=I_{n L m, \max }=\frac{1}{2}(1-D) T_{S \omega_{0}} \tag{6}
\end{equation*}
$$

0

From eq. (2) and $\omega_{o}=2 \pi f_{o}$, Eq. (6) can be rewritten as

$$
\begin{equation*}
\omega_{n S}=\frac{(1-D) \pi}{v_{n} C, \max } \tag{7}
\end{equation*}
$$

From (7), relationship of $\omega_{n s}$ versus D can be plotted for several values of $\mathrm{v}_{n C, m a x}$ as shown in FIG. 5. The design curves shown in FIG. 5 aid in finding a maximum $\omega_{n s}$ that will yield the minimum voltage stress $\mathrm{v}_{n C, \max }$ an assigned duty ratio. Alternately, given a duty ratio, equations (3) and (6) may be solved to give values of $\omega_{n s}$ and $V_{n C, \text { max }}$ that can then be used to calculate the values for inductor $L$ and capacitor $C$.
Zero-voltage-switching for both switches $S_{1}$ and $S_{2}$ is achieved if the increasing rate of the magnetization current is faster than the decreasing rate of the input choke current $i_{g}$ shown in FIG. 1. This can be accomplished at either light load conditions or by decreasing the magnetization inductance.

During the recovery time of the output rectifier 42, its recovery current will contribute to the fast increasing of the magnetization current and the slow decreasing of the input choke current through the conducted switch $S_{2}$. When the recovery current vanishes, the magnetization current will have already reached its positive maximum while the input choke $L$ will have reached its negative minimum.

After the output diode rectifier $D_{3}$ is in a blocking state, the magnetization current will circulate through diode $\mathrm{D}_{1}$ and switch $\mathrm{S}_{2}$. During this time, the magnetization current latches at its positive maximum and the input choke $L$ current increases. The diode $\mathrm{D}_{1}$ remains conductive as long as the magnetization current is greater than the input choke current, thus providing zero-voltage switching for switch $\mathbf{S}_{1}$. Sacrificing recovery loss, zero-voltage switching is achieved for both switches $S_{1}$ and $S_{2}$ in this manner.
Another proposed circuit of the zero-voltage switching boost converter with isolation is shown in FIG. 6 and designated generally as circuit $\mathbf{5 0}$. Circuit 50 includes the series combination of the voltage source $\mathrm{V}_{g}$ and inductor $L$ connected in parallel with MOSFET $\mathrm{M}_{1}$ to transformer $\mathrm{T}_{1}$ primary winding. Circuit 50 also includes the MOSFET $\mathrm{M}_{2}$ connected in series between transformer $\mathrm{T}_{1}$ primary winding and a common terminal of voltage source $\mathrm{V}_{\mathrm{g}}$ and operates as previously described in FIG. 1. The secondary of transformer $T_{1}$ is 20 connected to output rectifier 42.
A diode $\mathrm{D}_{5}$ is connected in series with capacitor $\mathrm{C}_{B}$ across MOSFET M1. A switch $\mathrm{S}_{3}$ is connected in series with diode a $\mathrm{D}_{4}$ across the transformer T 1 primary with a junction intermediate diode $D_{4}$ and switch $S_{3}$ connected to a junction intermediate diode $\mathrm{D}_{5}$ and capacitor $\mathrm{C}_{B}$.
Switches $S_{1}$ and $S_{2}$ are operated in a complementary fashion by controller 40 . Diode $\mathrm{D}_{4}$, switch $\mathrm{S}_{3}$, diode $\mathrm{D}_{5}$ and capacitor $\mathrm{C}_{B}$ form an almost lossless snubber circuit that is used to suppress or clamp the switching transient voltages across $S_{1}$ and $S_{2}$. By selecting a proper value for capacitor $C_{B}$, the current rating of switch $S_{3}$ can be made much smaller as compared to the size and current ratings of power switches $S_{1}$ and $S_{2}$.
Capacitor C is a parasitic component across the switching MOSFET $\mathbf{S}_{2}$ which has very small capacitance as compared to capacitance of capacitor $\mathrm{C}_{B}$. Inductance $L_{m}$ is the magnetization inductance appearing at the transformer $\mathrm{T}_{1}$ primary. Inductance $\mathrm{L}_{m}$ and capacitor C form a resonant tank circuit which makes zero-voltage switching possible. Transformer $\mathrm{T}_{1}$ provides electrical isolation and energy transfer from the input choke L and the voltage source $\mathrm{V}_{g}$ to the output circuit or rectifier 42 which consists of diode $\mathrm{D}_{3}$, capacitor $\mathrm{C}_{o}$ and load resistor $\mathrm{R}_{0}$. The reflected output capacitance $\mathrm{C}_{0} \mathrm{n}^{2}$ is much larger than snubber the capacitance $C_{B}$.
In practice, to assure that the input choke $L$ is never open circuited, both of the switches $S_{1}$ and $S_{2}$ should have a small amount of overlap in their on-times. When $S_{1}$ is off, $S_{2}$ and $S_{3}$ are turned on. The on-state of $S_{2}$ allows the energy transfer from the input circuit ( L and $V_{g}$ ) to the output circuit via transformer $T_{1}$. Switch $S_{3}$ is turned on (within the turn-off interval of $\mathrm{S}_{1}$ ) by controller to regulate the voltage across the snubber capacitor $\mathrm{C}_{B}$ to the reflected output voltage across the primary winding of transformer $\mathrm{T}_{1}$. When the circuit responses reach their steady states, the voltage across capacitor $\mathrm{C}_{B}$ settles at $\mathrm{nV}_{0}$.
The minimum duty ratio that allows just sufficient core-resetting mechanism is determined by the magnetization current $i_{L m}$ and the voltage across $S_{1}$ and $S_{2}\left(V_{S 1}\right.$ and $V_{s 2}$, respectively). From FIG. 6, $i$ denotes the transformer primary current which has two components: the reflected load current $\mathrm{i}_{o} / \mathrm{n}$ and the magnetization current $i_{L m}$. To analyze the response due to the magnetization current that only contributes to the magnetic flux in
the transformer core, the reflected load current has been excluded from current $i$. Hence, the waveform of current $\mathrm{i}_{L m}$ to be shown will proportionally represent the magnetic flux accumulated in the core. Typical normalized waveforms of voltage $\mathrm{V}_{n C}$ and current $\mathrm{i}_{L m}$ are shown in FIG. 7.

Referring to FIG. 7, at time $t=t_{\phi, S 2}$ is turned off in a very short time after turning on of switch $\mathrm{S}_{1}$, resulting in the magnetization current $i_{L m}$ to resonantly decreasing from $\mathrm{I}_{\text {Lm max }}$ while the input choke current is linearly increasing through switch $\mathrm{S}_{1}$. Current $\mathrm{i}_{\mathrm{Lm}}$ charges capacitor $C$ and causes $v_{C}$ to resonantly increase. At time $t=t_{1}, v_{C 26}$ is clamped to the voltage across capacitor $\mathrm{C}_{B}$ which is equal to $\mathrm{nV} \mathrm{V}_{0}$ by the forward bias of diode $\mathrm{D}_{4}$. From this time, $\mathrm{i}_{L m}$ decreases linearly.

At time $t=t_{2}$, current $i_{L m}$ reaches zero and diode $\mathrm{D}_{4}$ is naturally turned off, resulting in the resonant discharge of capacitor $\mathbf{C}$ through the magnetization inductance $\mathrm{L}_{m}$ and $\mathrm{S}_{1}$. During this time, current $\mathrm{i}_{\mathrm{L} m}$ becomes negative. When voltage $v_{c}$ decreases to zero at time $t=t_{3}$, the negative magnetization current will cause diode $\mathrm{D}_{2}$ to conduct and current $\mathrm{i}_{L m}$ is latched at $\mathrm{I}_{L m,-}$ min through diode $\mathrm{D}_{2}$ and switch $\mathrm{S}_{1}$. Voltage vcremains at zero during this time. The sustained conduction of diode $D_{2}$ allows switch $S_{2}$ to be turned on at zero-voltage. Later, switch $S_{1}$ is turned off at time $t=t_{4}$ while switch $S_{2}$ has just been turned on. From this time, voltage across switch $S_{1}, v_{S 1}$, is first clamped to the voltage across capacitor $C_{B}$ and then clamped to the reflected output voltage $\mathrm{nV} \mathrm{V}_{0}$. Without capacitor $\mathrm{C}_{B}$ and diode $\mathrm{D}_{5}$, vS1 could have high frequency ringing transients due to the resonance between the parasitic capacitance across switch $S_{1}$ and the leakage inductance of the transformer.

From time $t_{4}$ to $t_{5}$, current $i_{L m}$ linearly increases from $\mathbf{I}_{L m, \min }$ to $\mathbf{I}_{L m \text { max }}$. Within this time interval, switch $\mathrm{S}_{3}$ is turned on to discharge the excess voltage across capacitor $\mathrm{C}_{B}$ to the output circuit via transformer $\mathrm{T}_{1}$. Thus, capacitor $\mathrm{C}_{B}$ never has its voltage run away. At time $t=t_{5}, S_{1}$ is turned on to complete one switching cycle.

To reset the transformer core properly, the circuit 50 must operate at a duty ratio above some minimum duty ratio, $\mathrm{D}_{\text {min }}$. For the sake of convenience, the voltage is normalized vo by $n V_{0}$ and the current $i_{L m}$ is normalized by $\left(\mathrm{n} \mathrm{V}_{0}\right) / \mathrm{Z}_{0}$ where $\mathrm{Z}_{0}=\sqrt{ } \mathrm{L}_{m} / \mathrm{C}$.
The trajectory of the normalized current $\mathrm{L}_{n L m}$ versus the normalized voltage $\mathrm{v}_{n C}$ are depicted in FIG. 8. Utilizing the geometry of this trajectory, two cases are analyzed to determine the minimum duty ratio $\mathrm{D}_{\text {min }}$.

In the case where $\mathrm{i}_{n L m, \max }>1$, to operate the transformer core without magnetic saturation, the average voltage across the transformer primary winding must be zero over a switching period. Mathematically, this constraint may be written as,

$$
\begin{equation*}
\frac{1}{T_{S}}\left[\int_{t_{0}}^{t_{5}} v_{S 1} d t-\int_{t_{0}}^{t_{5}} v_{c} d t\right]=v_{S 1}-v_{C}=0 \tag{8}
\end{equation*}
$$

where $v_{S 1}$ is the voltage across switch $S_{1}, v_{C}$ is the voltage across switch $\mathrm{S}_{2}$ and capacitor C(see FIG. 6) and the over-bar denotes average value of the variables. Since the average voltage over a switching period across an inductor is zero, the volt-second balance across the input choke L yields

$$
\begin{equation*}
V_{S 1}=(1-D) n V_{0} \tag{9}
\end{equation*}
$$

Utilizing the waveforms shown in FIG. 7 and the state plane trajectory in FIG. 8, it can be shown that

$$
\begin{gathered}
\omega_{0} T_{S} D_{\min }=\sin ^{-1}\left(\frac{1}{\omega_{0} T_{S}\left(1-D_{\min }\right)-1}\right)+ \\
\sqrt{\left(\omega_{0} T_{S}\left(1-D_{\min }\right)-1\right)^{2}-1}+\frac{\pi}{2}
\end{gathered}
$$

for $f_{n s}<2 \pi /(2+\pi)$
Equation (10) is derived from the following relations: When $\mathrm{i}_{n L m, \max }$ approaches unity, the following limiting values are obtained

$$
\begin{gather*}
\lim _{i_{n L, \max } \rightarrow 1} D_{\min }=\lim _{i_{n L, \max } \rightarrow 1} \frac{f_{n S}}{2}=\frac{\pi}{2+\pi}, \text { and }  \tag{11}\\
f_{n s}=\left.\frac{2 \pi}{2+\pi}\right|_{i n L, \max \rightarrow 1}
\end{gather*}
$$

The following expressions are derived:

$$
\begin{gathered}
D_{\min }=\frac{t_{01}+t_{12}+t_{23}}{T_{s}} \\
i_{n L \max }-i_{n L_{\min }}=i_{n L \max }+1=\omega_{o} T_{5}\left(1-D_{\min }\right) \\
t_{01}=\frac{\sin ^{-1} \frac{1}{i_{n L \max }}}{\omega_{0}} \\
t_{12}=\frac{i_{n L \max }}{\omega_{0}} \cos \omega_{0} t_{01} \\
t_{23}=\frac{\pi}{2 \omega_{0}}
\end{gathered}
$$

where $f_{n s}=2 \pi / \omega_{0} T_{s}$.
In the case where $\mathrm{i}_{n L m, \max }<1$, the trajectory of voltage $\mathrm{v}_{n} C$ and current $\mathrm{i}_{n L m}$ is shown in FIG. 4. Using the geometry of this trajectory, the minimum duty ratio can be expressed as

$$
\begin{equation*}
D_{\min }=\frac{t_{01}}{T_{S}}=\frac{T_{0}}{2 T_{S}}=\frac{f_{n s}}{2} \tag{12}
\end{equation*}
$$

for $f_{n s}>2 \pi /(2+\pi)$. Expressions for $D_{\min }$ given by (10) and (12) are plotted versus the normalized switching frequency in FIG. 10 where the top line denotes our case $(\mathrm{n}=1)$.

FIG. 9 shows another modified version of the basic converter circuit that was introduced in FIG. 6 and is designated as 80 . Circuit 80 includes inductor $L$ connected in parallel with MOSFET $\mathrm{M}_{1}$ to transformer $\mathrm{T}_{2}$. Circuit 80 also includes MOSFET M ${ }_{2}$ connected in series between the primary winding of transformer $\mathrm{T}_{2}$ and the common terminal of voltage source $\mathrm{V}_{\mathrm{g}}$. MOSFET $M_{1}$ and MOSFET $M_{2}$ are represented by components as previously described in FIG. 1.

Diode $\mathrm{D}_{5}$, connected in parallel with switch $\mathrm{S}_{3}$, represents a MOSFET M3 connected in series with a capacitor $\mathrm{C}_{A}$ across MOSFET M ${ }_{1}$. The parallel combination of switch $\mathrm{S}_{6}$ and diode $\mathrm{D}_{6}$, representing MOSFET $\mathbf{M}_{6}$, is connected from one terminal of the primary winding of transformer $\mathrm{T}_{2}$ to a capacitor $\mathrm{C}_{B}$. The other
terminal of capacitor $C B$ is connected to the junction of capacitor $C_{A}$ and switch $S_{3}$. Output rectifier circuit 82 is connected to the secondary of transformer $\mathrm{T}_{2}$. Rectifier circuit 82 includes diodes $D_{7}$ and $D_{8}$ connected in a full wave rectifier configuration with capacitor $\mathrm{C}_{o}$ and load $\mathrm{R}_{0}$. The full wave rectification requires a tapped secondary winding of transformer $\mathrm{T}_{2}$. The main power transfer is accomplished by the conduction of diode $\mathrm{D}_{7}$.

Modified circuit 80 utilizes a transformer $T_{2}$ having 0 an auxiliary winding $\mathrm{N}_{A}$ having a fewer number of turns than the secondary winding $\mathrm{N}_{s}$. As a result the turn ratio $\mathrm{N}_{A}: \mathrm{N}_{S}=\mathrm{n}_{1}: \mathrm{n}_{2}$ is less than unity to extend the minimum operational duty ratio below 0.5 . Note that $n_{1}$ is the turn ratio from the primary to the secondary wind-
15 ing, and $\mathrm{n}_{2}$ is the turn ratio from the primary to the auxiliary winding. Switches $S_{6}$ and $S_{2}$ are controlled with complementary driving signals and, in practice, should not have an overlap on-time between them. However, to achieve zero-voltage switching across before $S_{2}$ turns on, where $T_{o}$ is the resonant period forming by $L_{m}$ and $C$. Switches $S_{2}$ and $S_{1}$ are also driven by complementary signals but they should have overlapping conduction times. Switch $\mathrm{S}_{6}$ limits the voltage across capacitor $\mathrm{C}_{B}$ such that it does not deviate from $\left(n_{2} V_{0}-n_{1} V_{0}\right)$ while switch $S_{3}$ limits the voltage level across capacitor $C_{A}$ not exceeding above $n_{1} V_{0}$ volts. As usual, capacitors $C_{B}$ and $C_{A}$ are assumed to be much larger than capacitance $C$, the parasitic capacitance of $\mathrm{S}_{2}$. We can calculate the minimum duty ratio $\mathrm{D}_{\text {min }}$, given by the following equation for $i_{n L, \max }>1$ :
where $\mathrm{i}_{n L}=\mathrm{i}_{L} \mathrm{Z}_{0} /\left(\mathrm{n}_{1} \mathrm{~V}_{0}\right)$ and $\mathrm{v}_{n} C=\mathrm{v}_{C} /\left(\mathrm{n}_{1} \mathrm{~V}_{0}\right)$. Using the expressions given by (13) and (14), we can plot the characteristic curves for $D_{\text {min }}$ versus $f_{n s .}$. FIG. 10 shows these characteristics for $\mathrm{n},=1.0,0.75,0.5,0.25$, where $\mathrm{n}=\mathrm{n}_{1} / \mathrm{n}_{2}$.

The converter shown in FIG. 1 was simulated at the duty ratio of 0.5 and 0.9 respectively. The following 0 component values were used in the simulation:

Input voltage, $\mathrm{V}_{g}=160 \mathrm{~V}$
Input choke, $\mathrm{L}=100 \mathrm{uH}$
Parasitic capacitance, $\mathrm{C}=800 \mathrm{pF}$
Transformer turns ratio, $\mathrm{n}_{p}: \mathrm{n}_{\mathrm{S}}=1: 1$
Transformer magnetization inductance, $\mathrm{L}_{m}=1 \mathrm{mH}$ Load resistance, $\mathrm{R}_{0}=160 \mathrm{ohm}$
Output filter capacitance, $\mathrm{C}_{o}=100 \mathrm{uF}$
Switching frequency, $f_{5}=100 \mathrm{kHz}$

FIGS. 11, 12 and 13 show the simulation results of the converter responses for the duty ratio of 0.5. FIG. 11 provides the voltage across switch $\mathbf{S}_{2}\left(\mathrm{~V}_{S_{2}}\right)$, the input choke and the magnetization currents ( $\mathrm{i}_{g}$ and $\mathrm{i}_{L m}$ ). The figure indicates that the converter is operated in the continuous conduction mode.
In FIG. 12, there is shown the voltages across switches $S_{1}$ and $S_{2}\left(v_{S 1}\right.$ and $\left.v_{S 2}\right)$. In this figure, voltage $v_{S 1}$ and $v_{S 2}$ have the overlap on-time which can be observed from the overlapping time-intervals of zero voltage of the both switches. Additionally, zero voltage switching of switch $S_{2}$ can be verified from this figure.

In FIG. 13 there is shown a more detailed waveform of the magnetization current ( $\mathrm{i}_{\mathrm{Lm}}$ ) with voltage $\mathrm{v}_{S 2}$ as the reference waveform. Current $\mathrm{i}_{L m}$ swings between -800 and 800 mA and the shape of its waveform is in agreement with the theoretical waveform. The steadystate output voltage, which is not shown here, settles at 320.6 volts as expected.

In FIGS. 14, 15 and 16 there is shown the simulation results of the converter responses for the duty ratio of 0.9 . FIG. 14 gives the waveforms of $v_{S 2}$ and $\mathrm{i}_{g}$. The average current for $\mathrm{i}_{g}$ is approximately 115 amps .
In FIG. 15 there is shown voltage $v_{S 1}$ and $v_{S 2}$. Again, the zero-voltage switching of switch $S_{2}$ is confirmed when $v_{S 2}$ has its zero voltage before $S_{2}$ is turned on (or $\mathrm{S}_{1}$ is turned off).

Finally, in FIG. 16 there is shown current $\mathrm{i}_{L m}$ and voltage $\mathrm{v}_{S 2}$. Similarly, current $\mathrm{i}_{\mathrm{Lm}}$ swings between -800 and 800 mA and has its waveform very close to the ideal waveform predicted from the theory.

A computer simulation of the circuit shown in FIG. 6 was carried out at 1 kW output load to demonstrate the zero-voltage switching capability of the converter. The following are the component values used in the simulation.
Input voltage, $\mathrm{V}_{q}=160 \mathrm{~V}$
Input choke, $\mathrm{L}=100 \mu \mathrm{H}$
Parasitic capacitance, $\mathrm{C}=800 \mathrm{pF}$
Snubber capacitance, $\mathrm{C}_{B}=0.1 \mu \mathrm{~F}$
Transformer turns ratio, $\mathrm{n}_{p}: \mathrm{n}_{S}=1: 1$
Transformer coupling coefficient, $\mathrm{k}_{p}=0.999999$
Transformer primary leakage inductance, $\mathrm{L}_{1_{p}}=1 \mu \mathrm{H}$
Transformer magnetizing inductance, $\mathrm{L}_{m}=1 \mathrm{mH}$
Load resistance, $\mathrm{R}_{0}=160 \Omega$
Output filter capacitance, $\mathrm{C}_{o}=10 \mu \mathrm{~F}$
Duty ratio, $\mathrm{D}=0.6$
Switching frequency, $\mathrm{f}_{S}=100 \mathrm{kHz}$
In FIG. 17 there is shown the preliminary simulation results of the voltage across snubber capacitor $\mathrm{C}_{B}\left(\mathrm{v}_{C B}\right.$ in the lower plot) and the voltages across switches $S_{1}$ and $S_{2}$ ( $v_{S 1}$ and $V_{S 2}$ in the upper plot, respectively). The voltage across capacitor $C_{B}\left(v_{C B}\right)$ is observed to remain at a level around the reflected output voltage. The voltage across switch $S_{2}$ (the added switch), $V_{S 2}$, reaches and remains at zero voltage before switch $S_{2}$ is turned on. Thus, the zero-voltage turn-on is achieved. The voltage across switches $S_{1}$ and $S_{2}$ aid in verifying that the switches are never turned off simultaneously. When switch $S_{1}$ is turned off, switch $S_{2}$ is already on and the voltage across switch $S_{1}$ is clamped to voltage $v_{C B}$. This confirms that the voltage stresses of the switches are limited to the reflected output voltage.
Preliminary results from the experimental setup at very light loads are shown in FIGS. 18, 19, and 20. FIG. 18 shows the current through the primary winding of the transformer and the voltage across switch $\mathrm{S}_{2}$. In this
case, the voltage across switch $S_{2}$ is below the voltage across capacitor $\mathrm{C}_{B}$ because the normalized magnetization current is less than unity. This case occurs only at light load conditions. When switch $S_{2}$ is turned off, the voltage across it increases sinusoidally to its peak and then decreases to zero. At the same time, the magnetization current decreases from its peak to zero and becomes negative. Once the voltage across switch $\mathrm{S}_{2}$ reaches zero and the magnetization current is negative, the body diode across switch $S_{2}$ is turned on and latches the current from time $t_{1}$ to $t_{2}$. In FIG. 19 there is shown the input choke current and the voltage across switch $\mathrm{S}_{2}$. In light load conditions the input choke current can decrease from its positive peak down to zero and become negative. The negative portion of the input choke current occurs due to the recovery current of the output rectifier that is reflected to the primary.

The current through the output rectifier is shown in FIG. 20. Notice that the magnetization current has also built up to some positive value when the output rectifier is in transition from the reverse recover to its blocking state. The positive magnetizing current will cause diode $D_{1}$ across switch $S_{1}$ to naturally conduct, allowing the input choke current to build up linearly even though switch $S_{1}$ is not turned on. Since the input choke current is less than the magnetization current (latched due to conduction of diode $D_{1}$ and switch $S_{2}$ ), the conduction of diode $D_{1}$ will be sustained and overlap with the conduction of switch $\mathrm{S}_{1}$. Thus, the duration of current increasing is longer than the duration of the on-time of switch $\mathrm{S}_{1}$. As a result, the recovery duration of the output rectifier becomes beneficial because zero-volt-age-switching is established across switch $S_{1}$ before it is turned on. Finally, the converter can fully operate with zero-voltage-switching for both switches $S_{1}$ and $S_{2}$ as described previously.

In FIG. 21 there is shown a system block diagram incorporating the converter circuit 50 shown in FIG. 6. In circuit 50, switches $S_{1}, S_{2}$ and $S_{3}$ being MOSFETS are enabled by switching processing circuit 112 at the time intervals previously discussed. The input voltage of the converter is the rectified sine wave $v_{g}(t)$ obtained from the output of the full-bridge rectifier 110 connected to an ac source. The ac input of the full-bridge rectifier $\mathbf{1 1 0}$ can be the utility bus voltage having the frequency of 60 or 50 Hz .

The output of rectifier 110 is fed to circuit $\mathbf{5 0}$ to produce output voltage $\mathrm{V}_{o}$. The output voltage $\mathrm{V}_{o}$ of circuit $\mathbf{5 0}$ is scaled down through circuit $\mathrm{K}_{S}$ and impedance $\mathrm{Z}_{1}$ and compared to the reference voltage $\mathrm{V}_{\text {REF }}$. The comparison difference is amplified and low pass filtered with amplifier 117 to yield the voltage error $V_{E A}$ which has its steady DC voltage superimposed with the negligible ac component in the steady state.

The voltage error $V_{E A}$ is modulated in device $\mathbf{1 1 8}$ by the rectified sine wave sampled from the pulsating input $\mathrm{V}_{\sin }(\mathrm{t})=\mathrm{V}_{g}(\mathrm{t})$. The modulation output becomes the controlled current ( $\mathrm{I}_{\text {MUL }}$ ) which is proportional to the product of $\mathrm{V}_{\text {sin }}$ and $\mathrm{V}_{E A}$. The product $\left(\mathrm{R}_{s}+\mathrm{R}_{c}\right) \times \mathrm{I}_{M U L}$ is used as the dynamic reference waveform of which the sinusoidal envelope is tracked by the scaled input current $\mathbf{R}_{S} \mathrm{Xi}_{g}$ using the average-current mode controller 120. The averaged tracking error $V_{e e}$, the output of the controller 120, is fed to the pulse-width modulator circuit 122 which delivers the PWM switching signal as the output to circuit 112. Circuit 112 responds to the PWM switching signal to control the on and off time
intervals of switches $S_{1}, S_{2}$ and $S_{3}$, as previously described.

In the active power factor correction (APFC) mode using the conventional boost converter, a PWM (pulse width modulation) signal can be used to control the main power switch directly. In this application of the proposed converter, switching signal processing circuit 112 is needed additionally to provide three switching voltages, $v_{g s 1}, v_{g s 2}$ and $v_{g 53}$ which are used to control the MOSFETS $M_{1}, M_{2}$ and $M_{3}$ respectively. The switching voltages $v_{g s 1}$ and $v_{g s 2}$ are almost complementary with some small overlapping on-time and no overlapping off-time. The switching voltages $v_{g s 1}$ and $v_{g s 3}$ are also almost complementary with sufficient overlapping offtime and no overlapping on-time.

The PWM signal is designed to have the minimum duty ratio of 0.55 and the maximum duty ratio of 0.95 . The limited range of the operating duty ratio will provide the satisfactory system performance and the effective core-reset mechanism within the transformer $\mathrm{T}_{1}$.
In addition, the switching signal processing circuit should be capable of shutting down all the switching signals ( $\mathrm{V}_{g s 1}, \mathrm{~V}_{g 52}$ and $\mathrm{V}_{g 53}$ ) to zero voltage in the event that the PWM input signal disappears. This automatic shut-down mechanism will ensure that none of the power MOSFETS is latched-on during the absence of the PWM signal. Since the voltage loop-gain bandwidth of the APFC system is dependent very much on the mean-square of the rectified input voltage, $v_{g}(t)$, the feed forward of the quantity proportional to the inverse of the mean-square of $v_{g}(t)$ is used to reduce the variation of the loop gain bandwidth within a certain range of the ac input amplitude. Therefore, the controlled current $\mathrm{I}_{M U L}$ driven by the multiplier circuit 120 can be written as

$$
I_{M U L}(t)=\frac{k V_{g}(t) v_{e c}(t)}{V_{R M S}^{2}}
$$

where $k=0.0031936$ is used in the simulation.
The average-current mode controller amplifies the actual tracking error $V_{i e}$ and provides the frequency compensated tracking error $\mathrm{V}_{e e}$ as the output. The transfer function $V_{e e}(\mathbf{S}) / V_{i e}(\mathbf{S})$ is

$$
\begin{aligned}
& \frac{v_{e d}(s)}{v_{i e}(s)}=\frac{Z_{I F}(s)}{R_{1}}+1 \text { where } \\
& Z_{I F}(s)=\frac{1+\frac{s}{\omega_{z}}}{k_{I s}\left(\frac{s}{\omega_{p}}+1\right)}
\end{aligned}
$$

where the constants $\omega_{z}, \omega_{p}$, and $\mathrm{k}_{I}$ are given by,
$\omega_{z}=21739.13 \mathrm{rad} / \mathrm{sec}$
$\omega_{p}=438405.8 \mathrm{rad} / \mathrm{sec}$
$\mathrm{k}_{I}=2.42 \times 10^{-9}$
The DC output voltage is scaled down by a factor of $\mathrm{K}_{S}=0.012582$ and is low-pass filtered by the voltage comparator of which the transfer function is given by

$$
\begin{equation*}
\frac{v_{e d}(s)}{v_{a s}(s)}=\frac{K_{L P}}{\frac{s}{\omega_{p 0}}+1} \tag{65}
\end{equation*}
$$

where,
$\mathrm{K}_{L P}=8.9747$
$\omega_{p o}=252.7806 \mathrm{rad} / \mathrm{sec}$
This concludes the description of the preferred embodiments. A reading by those skilled in the art will bring to mind various changes without departing from the spirit and scope of the invention. It is intended, however, that the invention only be limited by the following appended claims.

What is claimed is:

1. A power converter circuit for converting a voltage level across a power and a common terminal of a voltage source to a different voltage level when supplying a load, the circuit comprising:
an input choke having an input and an output terminal, said input terminal being connected to the power terminal of the voltage source;
a main switching means comprising a first switch and a parallel connected diode between the output terminal of the choke and the common terminal for selectively establishing a current through said choke from said voltage source;
a transformer having a primary and a secondary winding, said primary winding having a first and a second input terminal, said first input terminal being connected to said output terminal of said choke;
a secondary switching means connected between the second input terminal of the transformer and the common terminal for selectively establishing a current through said transformer primary winding, said secondary switching means comprising a parallel combination of a capacitor, a diode and a second switch connected between said second input terminal and the common terminal;
a diode connected in series between said transformer secondary winding and the load;
an output capacitor connected in parallel with said load; and
means for complementarily enabling and disabling said main and said secondary switching means to control current through the transformer primary winding.
2. The power converter circuit as recited in claim 1 further comprising:
a second diode connected in series with a second capacitor across the output terminal of the input choke and the common terminal of the voltage source, said second diode and second capacitor forming a main junction therebetween;
a third diode coupled between the main junction and the second input terminal of the primary winding; and
a third switching means connected between the junction and the output terminal of the input choke for suppressing any transient voltages across the main and secondary switching means when current is varied through the transformer.
3. The power converter as recited in claim 2 further comprising:
means for comparing an output voltage across the load with a reference voltage to produce a voltage error voitage;
means for modulating the error voltage with the voltage source to produce a tracking error voltage; and
means for enabling and disabling the main and secondary switching means in response to the tracking error voltage.
4. The power converter circuit as recited in claim 2 further comprising means for enabling and disabling the third switching means to regulate the voltage across the second capacitor to a reflected output voltage across the primary winding input terminals.
5. The power converter circuit as recited in claim 4 further comprising:
a third capacitor connected between said third diode and said main junction; and
a fourth switching means connected in parallel with 10 said third diode for limiting the voltage across the second capacitor to be within a predetermined range.
6. The power converter circuit as recited in claim 5 wherein said third switching means limits the maximum voltage level across the second capacitor to a predetermined level.
7. A power converter for providing a regulated DC output from an unregulated DC voltage source, the voltage source having a pair of output terminals of relatively positive and negative polarity, the power converter comprising:
an input choke having an input terminal and an output terminal, said input terminal being coupled to one of the pair of output terminals of the voltage 25 source;
a first switching means coupled in circuit between said output terminal of said choke and another of the pair of output terminals of the voltage source;
a single-ended transformer having a primary winding and a secondary winding, each of said primary and secondary windings having first and second end terminals, a first end terminal of said primary winding being coupled to said output terminal of said choke;
a second switching means coupled in circuit between said another of the pair of output terminals of the
