

業績目録（樋口龍雄）

著者	東北大学史料館
号	841
発行年	2003-03
URL	http://hdl.handle.net/10097/00065658

樋口龍雄教授業績目録

平成15年3月
東北大学史料館
(著作目録第841号)

樋口 龍雄 教授 略歴

生年月日 昭和15年3月30日

学 歴

昭和37年3月 東北大学工学部電子工学科卒業
昭和39年3月 東北大学大学院工学研究科電子工学専攻修士課程修了
昭和44年11月 東北大学大学院工学研究科電子工学専攻博士課程修了

職 歴

昭和42年4月 東北大学工学部助手
昭和45年10月 東北大学工学部助教授
昭和55年1月～ 東北大学工学部教授
平成5年3月
平成3年4月～ 東北大学評議員
平成6年3月
平成5年4月～ 東北大学大学院情報科学研究科に配置替
平成6年4月～ 東北大学大学院情報科学研究科長
平成10年3月
平成7年4月～ 東北大学情報処理教育センター長
平成13年3月
平成15年3月 定年退職

受 賞

昭和59年7月 計測自動制御学会論文賞
昭和60年5月 IEEE（米国電気電子学会）多値論理国際シンポジウム
Award for an Outstanding Paper
昭和61年5月 IEEE（米国電気電子学会）多値論理国際シンポジウム
Award for Excellence
昭和61年7月 計測自動制御学会技術賞
昭和63年5月 IEEE（米国電気電子学会）多値論理国際シンポジウム
Outstanding Paper Award
昭和63年5月 IEEE（米国電気電子学会）多値論理国際シンポジウム
Distinctive Contribution Award
平成2年5月 IEEE（米国電気電子学会）多値論理国際シンポジウム
Outstanding Paper Award
平成2年5月 電子情報通信学会論文賞
平成2年11月 日本ロボット学会技術賞
平成4年1月 IEEE（米国電気電子学会）フェロー称号授与
平成5年3月 第8回電気通信普及財団賞（テレコムシステム技術賞）

平成6年9月	The IEE（英国電気学会）Ambrose Fleming Premium Award
平成8年7月	計測自動制御学会著述賞
平成9年5月	電子情報通信学会論文賞
平成9年5月	電子情報通信学会猪瀬賞（年間最優秀論文賞）
平成9年7月	日本工学教育協会賞（著作賞）
平成11年4月	科学技術庁長官賞（科学技術功労者）
平成11年9月	The IEE（英国電気学会）Mountbatten Premium Award
平成11年12月	IEEE（米国電気電子学会）知的信号処理と通信システム 国際シンポジウム 最優秀論文賞
平成12年1月	IEEE（米国電気電子学会）Third Millennium Medal 受賞
平成12年5月	IEEE（米国電気電子学会）多値論理国際シンポジウム Outstanding Contributed Paper Award
平成12年7月	計測自動制御学会フェロー称号授与
平成12年10月	電子情報通信学会フェロー称号授与
平成13年5月	IEEE（米国電気電子学会）多値論理国際シンポジウム Outstanding Contributed Paper Award

業 績 目 録

著 書

- 1) マイクロプロセッサ応用開発と開発システム(訳),
昭和61年10月, 啓学出版,
樋口龍雄, 亀山充隆
- 2) デジタル信号処理の基礎,
昭和61年10月, 昭晃堂,
樋口龍雄
- 3) 理工系のためのマイクロコンピュータ,
昭和63年3月, 昭晃堂,
樋口龍雄, 鹿股昭雄
- 4) デジタル信号処理の基礎,
昭和63年3月, 電子情報通信学会,
樋口龍雄(分担)
- 5) 電子情報回路Ⅰ,
平成元年4月, 昭晃堂,
樋口龍雄, 江刺正喜
- 6) 多値情報処理,
平成元年6月, 昭晃堂,
樋口龍雄, 亀山充隆
- 7) 電子情報回路Ⅱ,
平成元年8月, 昭晃堂,
樋口龍雄, 江刺正喜
- 8) 自動制御理論,
平成元年11月, 森北出版,
樋口龍雄
- 9) 情報科学辞典,
平成2年5月, 岩波書店,
樋口龍雄(分担)
- 10) 高度並列信号処理,
平成4年8月, 昭晃堂,
樋口龍雄(編者)

- 11) 多次元デジタル信号処理,
平成7年5月, 朝倉書店,
川又政征, 樋口龍雄
- 12) MATLAB 対応 デジタル信号処理,
平成12年3月, 昭晃堂,
樋口龍雄, 川又政征

学術誌・国際学会論文目録

1968

- 1) 単一磁心プッシュプル磁気増幅器 (Darling 回路) の解析,
計測自動制御学会論文集, 4, 4, pp.397-404, 1968,
樋口龍雄, 菊地 正

1969

- 2) 磁気増幅器の零点変動に関する実験的考察,
電気学会雑誌, 89-2, 965, pp.331-340, 1969,
樋口龍雄, 菊地 正
- 3) A Remark on a Stochastic Model of Core Noise for Magnetic Amplifier,
IEEE Intermag Conf., 11.12, Amsterdam, 1969; also IEEE Trans. on
Magn., MAG-5, 3, pp.357-358, 1969,
T. Higuchi and T. Kikuchi

1970

- 4) Low Drift Push-Pull Self-Saturating Magnetic Amplifier Using a Single Core,
IEEE Intermag Conf., 18.1, Washington D.C., 1970; also IEEE Trans. on
Magn., MAG-6, 3, pp.655-656, 1970,
T. Higuchi
- 5) A Statistical Model of Core Noise in Half-Wave Push-Pull Magnetic Amplifiers,
IEEE Trans. on Magn., MAG-6, 4, pp.847-849, 1970,
T. Higuchi

1971

- 6) Core Noise in 50 % Ni-Fe by Considering Nonindependent but Correlated
Pulse Trains,
Z. Angew. Physik, 30, 5, pp.335-338, 1971,
T. Higuchi and T. Anayama

- 7) 単一磁心プッシュプル磁気増幅器 (Darling 回路) の増幅可能レベルの限界,
計測自動制御学会論文集, 7, 2, pp.113-121, 1971,
樋口龍雄
- 8) Effect of the Magnitude of Maximum Magnetizing Force on the Core Noise
Caused by Fluctuations of Dynamic Minor Loops,
IEEE Intermag Conf., 15.3, Denver, 1971; also IEEE Trans. on Magn.,
MAG-7, 3, pp.548-549, 1971,
T. Higuchi and T. Anayama
- 9) Experimental Study of Core Noise in Various Ferromagnetic Materials,
IEEE Trans. on Magn., MAG-7, 2, pp.316-319, 1971,
T. Higuchi
- 10) 磁気増幅器雑音に関する確率論的考察,
電気学会雑誌, 91, 9, pp.1689-1697, 1971,
樋口龍雄
- 11) Estimation of Dynamic Domain Size Variation in 50 % Nickel-Iron Alloy by
Analyzing of Core Noise,
Z. Angew. Physik, 31, 5-6, pp.327-331, 1971,
T. Higuchi

1972

- 12) Low Drift Push-Pull Self-Saturating Magnetic Amplifier Using a Single Core,
IEEE Trans. on Ind. Electron. and Control Instrum., IECI-19, 1, pp.6-12,
1972,
T. Higuchi
- 13) 単一磁心プッシュプル磁気増幅器 (Darling 回路) の一設計法,
計測自動制御学会論文集, 8, 6, pp.704-708, 1972,
樋口龍雄

1973

- 14) Tゲートを用いた三値論理回路,
電子通信学会論文誌, 56-D, 4, pp.270-271, 1973,
樋口龍雄, 亀山充隆
- 15) 計測制御用 4 脚磁心プッシュプル磁気増幅器の増幅限界の検討,
電気学会論文誌, 93-C, 5, pp.101-108, 1973,
樋口龍雄, 米畑 譲, 穴山 武
- 16) 磁気遅延素子を利用したデジタルフィルタ,
計測自動制御学会論文集, 9, 3, pp.277-282, 1973,
田所嘉昭, 樋口龍雄, 穴山 武

- 17) Simple Magnetic Delay Unit with High Accuracy and Reliability for Digital Filters,
IEEE Trans. on Ind. Electron. and Control Instrum., IECI-20, 3, pp. 130-137, 1973,
Y. Tadokoro and T. Higuchi

1974

- 18) 状態方程式に基づいた実時間デジタルフィルタの構成,
電子通信学会論文誌, 57-D, 1, pp.63-65, 1974,
樋口龍雄, 太田直久
- 19) 50% Ni-Fe 磁心の雑音解析 (磁心雑音の飽和起磁力依存性),
電気学会論文誌, 94-C, 1, pp.15-20, 1974,
樋口龍雄
- 20) 変形単安定マルチバイブレータを利用した電圧 — 時間変換器とその特性,
電気学会論文誌, 94-C, 2, pp.21-28, 1974,
田所嘉昭, 樋口龍雄, 穴山 武
- 21) 実時間で動作する離散形フーリエ分析器とその応用,
計測自動制御学会論文集, 10, 2, pp.194-199, 1974,
田所嘉昭, 樋口龍雄, 穴山 武
- 22) Simple Real-Time Fourier Analyzer and Its Application to Analysis of Magnetic Torque Curves,
IEEE Intermag Conf., 36.6, Toronto, 1974,
Y. Tadokoro, T. Higuchi and T. Anayama
- 23) Tゲートを用いた三値シフトレジスタ,
電子通信学会論文誌, 57-D, 6, pp.390-391, 1974,
樋口龍雄, 亀山充隆
- 24) A New Magnetic-Coupled Monostable Multivibrator with Variable and Wide Pulsewidth,
IEEE Trans. on Ind. Electron. and Control Instrum., IECI-21, 3, pp. 185-191, 1974,
Y. Tadokoro and T. Higuchi
- 25) 三値Tゲートの数学的構造,
電子通信学会論文誌, 57-D, 9, pp.555-556, 1974,
樋口龍雄, 亀山充隆
- 26) Magnetizing Frequency Dependence of Magnetic Domain Size in 50 % Nickel-Iron Alloy Deduced from a Statistical Analysis of Core Noise,
Jour. of Physics D: Appl. Phys., 7, 17, pp.2379-2385, 1974,
T. Higuchi

- 27) Simple Real-Time Fourier Analyzer and Its Application to Analysis of Magnetic Torque Curves,
IEEE Trans. on Magn., MAG-10, 4, pp.1056-1059, 1974,
Y. Tadokoro, T. Higuchi and T. Anayama

1975

- 28) ハイブリッド演算処理による簡易形実時間フーリエ分析器,
電子通信学会論文誌, 58-C, 2, pp.96-97, 1975,
田所嘉昭, 樋口龍雄
- 29) Real-Time Digital Filter Realized on the Basis of State Variable Method and Its Application to Simulator,
IEEE Trans. on Ind. Electron. and Control Instrum., IECI-22, 1, pp.27-31, 1975,
T. Higuchi and N. Ohta
- 30) Ternary Logic System Based on T-Gate,
IEEE Int. Symp. on Multiple-Valued Logic, pp.290-304, Bloomington, 1975,
T. Higuchi and M. Kameyama
- 31) Synthesis of Multiple-Valued Logic Networks Based on Tree-Type Universal Logic Modules,
IEEE Int. Symp. on Multiple-Valued Logic, pp.121-130, Bloomington, 1975,
T. Higuchi and M. Kameyama
- 32) 2次デジタルフィルタの図式による設計法,
電子通信学会論文誌, 58-A, 5, pp.309-310, 1975,
田所嘉昭, 樋口龍雄
- 33) IC単安定回路を利用したデジタルフィルタ,
電子通信学会論文誌, 58-D, 5, pp.287-288, 1975,
田所嘉昭, 樋口龍雄
- 34) Tゲートに基づく3値論理系,
電子通信学会論文誌, 58-D, 6, pp.306-313, 1975,
樋口龍雄, 亀山充隆
- 35) アナログ磁気記憶素子とその実時間信号処理装置への応用,
電気学会論文誌, 95-C, 6, pp.147-154, 1975,
樋口龍雄, 田所嘉昭

- 36) Walsh 関数の磁気トルク曲線分析への応用,
電子通信学会論文誌, 58-C, 8, pp.490-491, 1975,
田所嘉昭, 樋口龍雄

1976

- 37) 3 値 T ゲート回路網の合成理論,
電子通信学会論文誌, J59-D, 3, pp.204-211, 1976,
亀山充隆, 樋口龍雄
- 38) Static-Hazard-Free T-Gate for Ternary Memory Element and Its Application to Ternary Counters,
IEEE Int. Symp. on Multiple-Valued Logic, pp.127-134, Logan, 1976,
T. Higuchi and M. Kameyama
- 39) デジタルフィルタの係数感度解析に関する統一的考察,
電子通信学会論文誌, J59-A, 6, pp.473-480, 1976,
太田直久, 樋口龍雄
- 40) Walsh 関数を利用したフーリエ変換のアルゴリズム,
電子通信学会論文誌, J59-D, 7, pp.507-509, 1976,
田所嘉昭, 樋口龍雄
- 41) マイクロコンピュータを用いたオンライン実時間磁気トルク曲線分析装置,
電子通信学会論文誌, J59-D, 8, pp.583-585, 1976,
鹿股昭雄, 樋口龍雄
- 42) 磁気・3 値 ϕ 形フェイルセーフ論理回路,
計測自動制御学会論文集, 12, 5, pp.593-599, 1976,
樋口龍雄, 古山健造
- 43) A Simple Hardware Implementation of the Stationary Kalman Filter,
IEEE Circuits and Systems, 10, 6, pp.2-6, 1976,
T. Higuchi and N. Ohta

1977

- 44) A New Fourier-Transform Algorithm Using Walsh Functions,
IEEE Int. Conf. on Acoust., Speech, and Signal Process., pp.348-351,
Hartford, 1977,
Y. Tadokoro and T. Higuchi
- 45) Discrete-Time Analog-Signal-Processing Devices Based on IC Monostable Multivibrators,
IEEE Int. Conf. on Acoust., Speech, and Signal Process., pp.511-514,
Hartford, 1977,
Y. Tadokoro and T. Higuchi

- 46) Estimation of Error Variance Due to Coefficient Quantization of Digital Filters Excited by Random Signals,
IEEE Int. Conf. on Acoust., Speech, and Signal Process., pp.615-618,
Hartford, 1977,
N. Ohta and T. Higuchi
- 47) Practical State Assignment for Multiple-Valued Synchronous Sequential Circuits,
IEEE Int. Symp. on Multiple-Valued Logic, pp.70-76, Charlotte, 1977,
M. Kameyama and T. Higuchi
- 48) Hardware Implementation of Digital Filter Based on Ternary Threshold Gates,
IEEE Int. Symp. on Multiple-Valued Logic, pp.120-124, Charlotte, 1977,
T. Higuchi and K. Kobayashi
- 49) 低係数感度デジタルフィルタの合成理論,
電子通信学会論文誌, J60-A, 5, pp.445-452, 1977,
太田直久, 樋口龍雄
- 50) ユニバーサルロジックモジュールに基づく多値論理回路網の合成,
電子通信学会論文誌, J60-D, 5, pp.355-362, 1977,
亀山充隆, 樋口龍雄
- 51) New Magnetic Scaler Used as Universal Arithmetic Unit Module for Pulse Train Signal Processing,
IEEE Intermag Conf., 13.8, Los Angeles, 1977,
M. Miura, J. Shida, T. Higuchi and T. Anayama
- 52) マイクロプロセッサを用いたプログラマブルデジタルフィルタ,
電子通信学会論文誌, J60-D, 6, pp.475-476, 1977,
樋口龍雄, 斎藤 努
- 53) A Microprocessor-Based Digital Filter Programmed in a Block Diagram Language,
IEEE Trans. on Ind., Electron., and Control Instrum., IECI-24, 3, pp. 231-234, 1977; also IECI' 77, The Major Conf. on Industrial Applications of Microprocessors, pp.25-29, Philadelphia, 1977,
T. Higuchi, T. Saito and A. Kanomata
- 54) New Magnetic Scaler Used as Universal Arithmetic Module for Pulse-Train Signal Processing,
IEEE Trans. on Magn., MAG-13, 5, pp.1311-1313, 1977,
M. Miura, J. Shida, T. Higuchi and T. Anayama

- 55) 磁心パルスカウンタを利用したパルス列信号処理用ユニバーサル形演算モジュール,
電気学会論文誌, 97-C, 9, pp.180-184, 1977,
三浦 守, 志田純一, 樋口龍雄
- 56) Static-Hazard-Free T-Gate for Ternary Memory Element and Its Application to Ternary Counters,
IEEE Trans. on Computers, C-26, 12, pp.1212-1221, 1977,
T. Higuchi and M. Kameyama
- 57) Synthesis of Multiple Valued Logic Networks Based on Tree-Type Universal Logic Module,
IEEE Trans. on Computers, C-26, 12, pp.1297-1302, 1977,
M. Kameyama and T. Higuchi

1978

- 58) Special-Purpose Ternary Computer for Digital Filtering,
IEEE Int. Symp. on Multiple-Valued Logic, pp.47-54, Rosemont, 1978,
T. Higuchi and H. Hoshi
- 59) Discrete Fourier Transform Computation Via the Walsh Transform,
IEEE Trans. on Acoust., Speech, and Signal Process., ASSP-26, 3, pp.
236-240, 1978,
Y. Tadokoro and T. Higuchi

1979

- 60) 素子方程式に基づくデジタルフィルタの表現とその基礎的性質,
電子通信学会論文誌, J62-A, 1, pp.58-65, 1979,
太田直久, 樋口龍雄
- 61) 3値しきいゲートに基づくデジタルフィルタの構成,
電子通信学会論文誌, J62-D, 2, pp.49-56, 1979,
樋口龍雄, 小林孝次
- 62) A State-Space Approach for Elimination of Limit Cycles in Digital Filters with Arbitrary Structures,
IEEE Int. Conf. on Acoust., Speech, and Signal Process., pp.355-358,
Washington D.C., 1979,
T. Higuchi and H. Takeo
- 63) マイクロコンピュータに基づく磁気特性の測定システム,
電気学会論文誌, 99-C, 4, pp.79-86, 1979,
田所嘉昭, 古山健造, 樋口龍雄

- 64) Synthesis of Optimal T-Gate Networks in Multiple-Valued Logic,
IEEE Int. Symp. on Multiple-Valued Logic, pp.190-195, Bath, 1979,
M. Kameyama and T. Higuchi
- 65) Design of Multiple-Valued Arithmetic Circuit Based on Residue Number
System and Its Application to Digital Filter,
IEEE Int. Symp. on Multiple-Valued Logic, pp.274-280, Bath, 1979,
M. Kameyama and T. Higuchi
- 66) Comments on "Discrete Fourier Transform via Walsh Transform",
IEEE Trans. on Acoust., Speech, and Signal Process., ASSP-27, 3, pp.
295-296, 1979,
Y. Tadokoro and T. Higuchi
- 67) A New Scaling Algorithm in Symmetric Residue Number System Based on
Multiple-Valued Logic,
IEEE Int. Symp. on Circuits and Systems, pp.189-192, Tokyo, 1979,
M. Kameyama and T. Higuchi
- 68) ユニバーサル形磁気演算モジュールに基づくデジタルフィルタの構成,
電気学会論文誌, 99-C, 12, pp.291-298, 1979,
三浦 守, 志田純一, 樋口龍雄

1980

- 69) A New Delay Line for Discrete Analog-Signal-Processing Devices Based on
IC Monostable Multivibrators,
IEEE Trans. on Acoust., Speech, and Signal Process., ASSP-28, 1, pp.
112-114, 1980,
Y. Tadokoro and T. Higuchi
- 70) デジタルフィルタのバイプライン化に関するグラフ論的考察,
電子通信学会論文誌, J63-D, 2, pp.145-152, 1980,
樋口龍雄, 川又政征
- 71) Design of Dependent-Failure-Tolerant Microcomputer System Using Triple
Modular Redundancy,
IEEE Journal Solid State Circuit, SC-15, 1, pp.138-142; also IEEE
Trans. on Computers, C-29, 2, pp.202-206, 1980,
M. Kameyama and T. Higuchi
- 72) 磁心を用いた低周波デジタルフィルタ用長時間ホールド回路,
システムと制御, 24, 2, pp.109-114, 1980,
大友照彦, 吳 俊雄, 大内隆夫, 樋口龍雄

- 73) A Sufficient Condition for Absence of Overflow Oscillation in Arbitrary Digital Filters Based on the Element Equations,
IEEE Int. Conf. on Acoust., Speech, and Signal Process., pp.85-88,
Denver, 1980,
M. Kawamata and T. Higuchi
- 74) Design of Radix 4 Signed-Digit Arithmetic Circuits for Digital Filtering,
IEEE Int. Symp. on Multiple-Valued Logic, pp.272-277, Chicago, 1980,
M. Kameyama and T. Higuchi
- 75) リミットサイクルのないデジタルフィルタの状態方程式に基づく合成法,
電子通信学会論文誌, J63-A, 12, pp.870-877, 1980,
川又政征, 竹尾 浩, 樋口龍雄

1981

- 76) 剰余数系に基づくパルス列信号処理用磁気演算モジュール,
計測自動制御学会論文集, 17, 1, pp.105-110, 1981,
三浦 守, 千葉茂樹, 志田純一, 樋口龍雄
- 77) マイクロプログラム方式による制御用マイクロコンピュータシステムの高信頼化,
電子通信学会論文誌, J64-D, 2, pp.174-175, 1981,
鹿股昭雄, 樋口龍雄
- 78) Another Discrete Fourier Transform Computation with Small Multiplications via the Walsh Transform,
IEEE Int. Conf. on Acoust., Speech, & Signal Processing, pp.306-309,
Atlanta, 1981,
T. Tadokoro and T. Higuchi
- 79) Signed-Digit Arithmetic Circuits Based on Multiple-Valued Logic and Its Applications,
IEEE Int. Symp. on Multiple-Valued Logic, pp.41-47, Oklahoma City,
1981,
M. Kameyama and T. Higuchi
- 80) Highly Reliable Digital Signal Processor with Simultaneous-Failure Tolerance,
Int. Conf. on Fault-Tolerant System and Diagnostics, pp.26-31, Brno,
1981,
M. Kameyama and T. Higuchi
- 81) 状態方程式に基づくデジタルフィルタの合成理論,
計測自動制御学会論文集, 17, 7, pp.735-741, 1981,
川又政征, 樋口龍雄

- 82) デジタルフィルタの統計的係数感度解析に関する統一的考察,
電子通信学会論文誌, J64-A, 12, pp.1042-1049, 1981,
川又政征, 樋口龍雄

1982

- 83) 剰余数系に基づくパルス列演算回路とデジタルフィルタへの応用,
電子通信学会論文誌, J65-D, 2, pp.147-154, 1982,
苔米地宣裕, 亀山充隆, 樋口龍雄
- 84) 整数計画法を用いた多値Tゲート回路網の合成,
電子通信学会論文誌, J65-D, 3, pp.410-417, 1982,
亀山充隆, 樋口龍雄
- 85) A New Digital Image Processor Using Multiple-Valued Logic,
IEEE Int. Symp. on Multiple-Valued Logic, pp.8-16, Paris, 1982,
M. Kameyama and T. Higuchi
- 86) Efficient Residue Arithmetic Circuit Using Multiple-Valued Ring Counters
and Its Application to Digital Signal Processing,
IEEE Int. Symp. on Multiple-Valued Logic, pp.107-112, Paris, 1982,
N. Tomabechi, M. Kameyama and T. Higuchi
- 87) Multiple-Valued Logic and Special-Purpose Processors: Overview and Fu-
ture (invited),
IEEE Int. Symp. on Multiple-Valued Logic, pp.289-292, Paris, 1982,
M. Kameyama and T. Higuchi
- 88) 故障注入機構を有するフォールトトレラントシステムの信頼度評価システム,
計測自動制御学会論文集, 18, 6, pp.571-575, 1982,
鹿股昭雄, 樋口龍雄
- 89) Real-Time AE Spectrum Analyzer Using a New Pipelined FFT Processor,
The 6th Acoustic Emission Symposium, pp.144-154, Susono, 1982,
H. Niitsuma, N. Chubachi, M. Kameyama, T. Higuchi and J. Konno

1983

- 90) Fault Tolerance in Digital Signal Processors,
Int. Conf. on Fault-Tolerant System and Diagnostics, pp.181-187,
Katowice, 1983,
T. Higuchi
- 91) Highly Reliable Microcomputer Based on Complementary Duplication for
Control Applications,
Int. Conf. on Fault-Tolerant System and Diagnostics, pp.189-195,
Katowice, 1983,
A. Kanomata, T. Takahashi and T. Higuchi

- 92) A Systematic Approach to Synthesis of Limit Cycle-Free Digital Filters,
IEEE Trans. on Acoustic, Speech, and Signal Processing, ASSP-31, 1,
pp.212-214, 1983,
M. Kawamata and T. Higuchi
- 93) Conversion Factors from Walsh Coefficients to Fourier Coefficients,
IEEE Trans. on Acoustic, Speech, and Signal Processing, ASSP-31, 1,
pp.231-232, 1983,
Y. Tadokoro and T. Higuchi
- 94) 浮動小数点演算を用いたデジタルフィルタの状態方程式に基づく量子化誤差
の解析,
電子通信学会論文誌, J66-A, 3, pp.186-193, 1983,
樋口龍雄, 赤嶺政巳
- 95) 耐同時故障性を有する相補的論理と2重化マイクロコンピュータシステムの信
頼性評価,
電子通信学会論文誌, J66-D, 3, pp.267-273, 1983,
鹿股昭雄, 高橋敏彦, 樋口龍雄
- 96) パルス列剰余数演算回路を用いたデジタル信号処理システムの高信頼化,
電子通信学会論文誌, J66-D, 3, pp.340-347, 1983,
苔米地宣裕, 亀山充隆, 樋口龍雄
- 97) Synthesis of Limit Cycle-Free State-Space Digital Filters with Minimum
Coefficient Quantization Error,
Int. Symp. on Circuits and Systems, pp.827-830, Newport Beach, 1983,
M. Kawamata and T. Higuchi
- 98) Pulse-Train Residue Arithmetic Circuit Using Multiple-Valued Charge-
Coupled Devices and Its Application to Digital Filter,
IEEE Int. Symp. on Multiple-Valued Logic, pp.146-151, Kyoto, 1983,
N. Tomabechi, M. Kameyama and T. Higuchi
- 99) Image Processing Algorithms for a Multiple-Valued Array Processor,
IEEE Int. Symp. on Multiple-Valued Logic, pp.236-241, Kyoto, 1983,
M. Kameyama, K. Suzuki and T. Higuchi
- 100) 多値論理に基づくパルス列剰余数演算回路とデジタル信号処理への応用,
電子通信学会論文誌, J66-D, 8, pp.939-946, 1983,
苔米地宣裕, 亀山充隆, 樋口龍雄
- 101) 浮動小数点演算を用いた量子化誤差最小デジタルフィルタの合成,
電子通信学会論文誌, J66-A, 10, pp.895-902, 1983,
赤嶺政巳, 樋口龍雄

- 102) 状態空間デジタルフィルタの有限語長実現問題,
計測と制御, 22, 12, pp.991-1004, 1983,
樋口龍雄, 川又政征

1984

- 103) State-Space Approach to Synthesis of Minimum Quantization Error Digital Filter Using Floating-Point Arithmetic,
IEEE Int. Symp. on Circuits and Systems, pp.1002-1005, Montreal, 1984,
M. Akamine and T. Higuchi
- 104) A New Architecture of a Pipelined Image Processor Based on Quaternary Logic Circuits,
IEEE Int. Symp. on Multiple-Valued Logic, pp.92-97, Winnipeg, 1984,
M. Kameyama and T. Higuchi
- 105) On the Absence of Limit Cycles in a Class of State-Space Digital Filters Which Contains Minimum Noise Realizations,
IEEE Trans. on Acoustic, Speech, and Signal Processing, ASSP-32, 4,
pp.928-930, 1984,
M. Kawamata and T. Higuchi
- 106) 4値TゲートのNMOS集積回路,
電子通信学会論文誌, J67-D, 9, pp.1064-1065, 1984,
亀山充隆, 樋口龍雄, 江刺正喜, 羽生貴弘
- 107) 有限語長カルマンフィルタにおけるフィルタ構造の合成法,
計測自動制御学会論文集, 20, 10, pp.886-893, 1984,
樋口龍雄, 堀川広二, 川又政征
- 108) Design of Microprocessor-based LQG Control Systems with Minimum Quantization Error,
IEEE Int. Conf. on Ind. Electronics, Control and Instrum., pp.533-538,
1984,
H. Sasahara, M. Kawamata and T. Higuchi
- 109) 2次元離散空間システムの新しい安定条件に基づく2次元デジタルフィルタの最適設計法,
電子通信学会論文誌, J67-A, 12, pp.1168-1175, 1984,
樋口龍雄, 林 涛, 川又政征

1985

- 110) A VLSI-Oriented Digital Signal Processor Based on Pulse-Train Residue Arithmetic Circuit with a Multiplier,
Trans. of IECE, E68, 1, pp.14-21, 1985,
M. Kameyama, O. Adegbenro and T. Higuchi

- 111) An NMOS Pipelined Image Processor Using Quaternary Logic,
IEEE Int. Solid-State Circuits Conf., pp.86-87, p.315, New York, 1985,
M. Kameyama, T. Hanyu, M. Esashi and T. Higuchi
- 112) Design of New Low-Power Quaternary CMOS Logic Circuits Based on Multiple Ion Implants,
IEEE Int. Symp. on Multiple-Valued Logic, pp.84-90, Kingston, 1985,
C. Zukeran, C. Afuso, M. Kameyama and T. Higuchi
- 113) Implementation of Quaternary NMOS Integrated Circuits for Pipelined Image Processing,
IEEE Int. Symp. on Multiple-Valued Logic, pp.226-232, 1985,
M. Kameyama, T. Hanyu, M. Esashi, T. Higuchi and T. Ito
- 114) Synthesis of 2-D Separable Denominator Digital Filters with Minimum Roundoff Noise and No Overflow Oscillations,
IEEE Int. Symp. on Circuits and Systems, pp.1087-1090, Kyoto, 1985,
M. Kawamata and T. Higuchi
- 115) An Efficient Pipelined Digital Signal Processor Based on New Pulse-Train Residue Arithmetic Circuits,
IEEE Int. Symp. on Circuits and Systems, pp.1391-1394, Kyoto, 1985,
O. Adegbenro, M. Kameyama and T. Higuchi,
- 116) Optimal Design of 2-D State Space Digital Filters without Limit Cycles,
IEEE Int. Symp. on Circuits and Systems, pp.1595-1598, Kyoto, 1985,
T. Lin, M. Kawamata and T. Higuchi
- 117) 分母分離型 2 次元デジタルフィルタにおける丸め誤差の解析,
電子通信学会論文誌, J68-A, 12, pp.573-580, 1985,
川又政征, 河田悦生, 樋口龍雄
- 118) 低消費電力 4 値 CMOS 論理回路の構成,
電子通信学会論文誌, J68-D, 6, pp.1234-1241, 1985,
瑞慶覧長定, 安富祖忠信, 亀山充隆, 樋口龍雄
- 119) 超高速パイプライン FFT プロセッサの構成,
計測自動制御学会論文集, 21, 7, pp.725-732, 1985,
亀山充隆, 樋口龍雄, 今野淳一, 高須賀馨
- 120) パルス列剰余数演算回路に基づく LSI 向きデジタル信号処理システムの構成法,
電子通信学会論文誌, J68-D, 8, pp.1457-1464, 1985,
苔米地宣裕, 亀山充隆, 樋口龍雄

- 121) A VLSI-Oriented Pipeline Digital Signal Processor Using Shift Register Based Residue Arithmetic Circuits,
Int. Conf. on Very Large Scale Integration, pp.119-128, Tokyo, 1985,
O. Adegbenro, M. Kameyama and T. Higuchi
- 122) A Unified Approach to the Optimal Synthesis of Fixed-Point State-Space Digital Filters,
IEEE Trans. on Acoustic, Speech, and Signal Processing, ASSP-33, 4,
pp.911-920, 1985,
M. Kawamata and T. Higuchi
- 123) 線形システムにおける感度最小構造としての平衡形実現,
計測自動制御学会論文集, 21, 9, pp.900-906, 1985,
川又政征, 岩月正見, 樋口龍雄
- 124) 分母分離型 2次元デジタルフィルタにおける丸め誤差最小構造の合成,
電子通信学会論文誌, J68-A, 11, pp.1200-1208, 1985,
川又政征, 樋口龍雄

1986

- 125) Synthesis of Minimum Sensitivity Structures in Linear Systems Using Controllability and Observability Measures,
IEEE Int. Conf. on Acoustics, Speech and Signal Processing, pp.501-504,
Tokyo, 1986,
M. Iwatsuki, M. Kawamata and T. Higuchi
- 126) A Unified Study on the Roundoff Noise in 2-D State Space Digital Filters,
IEEE Int. Conf. on Acoustics, Speech and Signal Processing, pp.1045-1048, Tokyo, 1986,
T. Lin, M. Kawamata and T. Higuchi
- 127) A Unified Design Method of State-Space Digital Filters Using System Balancing Concept,
IEEE Int. Conf. on Acoustics, Speech and Signal Processing, pp.2579-2582, 1986,
Q. Zhao, M. Kawamata and T. Higuchi
- 128) Synthesis of 2-D Separable Denominator Digital Filters with Minimum Roundoff Noise and No Overflow Oscillation,
IEEE Trans. on Circuits and Systems, CAS-33, 4, pp.365-372, 1986,
M. Kawamata and T. Higuchi

- 129) A Unified Design Method of 2-D Separable Denominator Digital Filters Using System Balancing Concept,
IEEE Int. Symp. on Circuits and Systems, pp.13-16, San Jose, 1986,
M. Kawamata, Q. Zhao and T. Higuchi
- 130) VLSI-Oriented Bi-Directional Current-Mode Arithmetic Circuits Based on the Radix-4 Signed-Digit Number System,
IEEE Int. Symp. on Multiple-Valued Logic, pp.70-77, Blacksburg, 1986,
S. Kawahito, M. Kameyama and T. Higuchi
- 131) 4 値論理に基づく nMOS 画像処理プロセッサの構成と試作,
電子通信学会論文誌, J69-D, 5, pp.667-678, 1986,
羽生貴弘, 亀山充隆, 樋口龍雄
- 132) VLSI 向き 4 進 Signed-Digit 数多値演算回路の構成,
電子通信学会論文誌, J69-D, 5, pp.679-689, 1986,
川人祥二, 亀山充隆, 樋口龍雄
- 133) A Unified Study on the Roundoff Noise in 2-D State Space Digital Filters,
IEEE Trans. on Circuits and Systems, CAS-33, 7, pp.724-730, 1986,
T. Lin, M. Kawamata and T. Higuchi
- 134) Frequency Dependent Lyapunov Equations for 2-D Observability Gramian and Controllability Gramian,
Trans. of IECE, E69, 8, pp.827-829, 1986,
T. Lin, M. Kawamata and T. Higuchi
- 135) デジタルフィルタの平衡形実現と最適実現の等価関係およびその時間領域設計への応用,
計測自動制御学会論文集, 22, 10, pp.1037-1042, 1986,
趙 強福, 川又政征, 樋口龍雄
- 136) A New Property of Optimal Realizations of CRSD 2-D Digital Filters and Its Application to the Direct Spatial-Domain Design,
Trans. of IECE, E 69, 10, pp.1084-1092, 1986,
Q. Zhao, M. Kawamata and T. Higuchi
- 137) リミットサイクルのない 2 次元状態空間デジタルフィルタの周波数領域仕様に対する最適設計法,
電子通信学会論文誌, J69-A, 11, pp.1351-1361, 1986,
林 涛, 川又政征, 樋口龍雄

1987

- 138) 微小電力 CMOS 4 値記憶回路の構成,
電子情報通信学会論文誌, J70-D, 1, pp.42-49, 1987,
瑞慶覧長定, 安富祖忠信, 亀山充隆, 樋口龍雄

- 139) 操作量に振幅制限がある場合の最短時間デジタル制御システムの構成法,
計測自動制御学会論文集, 23, 2, pp.123-128, 1987,
亀山充隆, 黄 席越, 中村利孝, 樋口龍雄
- 140) 可制御性と可観測性に着目したロボットアームの性能評価,
計測自動制御学会論文集, 23, 2, pp.149-154, 1987,
岩月正見, 川又政征, 樋口龍雄
- 141) 高速パターンマッチング用4値ゲートアレーの構成,
電子情報通信学会論文誌, J70-D, 2, pp.493-496, 1987,
羽生貴弘, 亀山充隆, 樋口龍雄
- 142) Design and Implementation of Quaternary NMOS Integrated Circuits for
Pipelined Image Processing,
IEEE Jour. of Solid-State Circuits, SC-22, 1, pp.20-27, 1987,
M. Kameyama, T. Hanyu and T. Higuchi
- 143) Design of 2-D Digital Filters with an Arbitrary Response and No Overflow
Oscillations Based on a New Stability Condition,
IEEE Trans. on Circuits and Systems, CAS-34, 2, pp.113-126, 1987,
T. Lin, M. Kawamata and T. Higuchi
- 144) 駆動電圧および電流に振幅制限がある場合の直流サーボモータの最短時間デ
ジタル制御システムの構成,
計測自動制御学会論文集, 23, 3, pp.260-267, 1987,
黄 席越, 佐藤正喜, 亀山充隆, 樋口龍雄
- 145) New Necessary and Sufficient Conditions for Local Controllability and Local
Observability of 2-D Separable Denominator Systems,
IEEE Trans. on Automatic Control, AC-32, 3, pp.254-256, 1987,
T. Lin, M. Kawamata and T. Higuchi
- 146) 振幅制限がある場合の直流サーボモータの最短時間デジタル制御システムの
構成,
電子情報通信学会論文誌, J70-D, 3, pp.610-618, 1987,
黄 席越, 亀山充隆, 樋口龍雄
- 147) Decomposition of 2-D Separable-Denominator Systems: Existence, Unique-
ness, and Applications,
IEEE Trans. on Circuits and Systems, CAS-34, 3, pp.292-296, 1987,
T. Lin, M. Kawamata and T. Higuchi
- 148) Direct Design of Separable Denominator 3-D State-Space Digital Filters,
Trans. of IEICE, E70, 4, pp.411-421, 1987,
Q. Zhao, M. Kawamata and T. Higuchi

- 149) Limit Cycle-Free 2-D Separable Denominator Digital Filters under Any Constant Input Conditions,
Trans. of IEICE, E70, 4, pp.373-375, 1987,
M. Kawamata and T. Higuchi
- 150) Minimization of Sensitivity of 2-D State-Space Digital Filters and Its Relation to 2-D Balanced Realizations,
IEEE Int. Symp. on Circuits and Systems, pp.710- 13, Philadelphia, 1987,
M. Kawamata, T. Lin and T. Higuchi
- 151) A 32×32 Bit Multiplier Using Multiple-Valued MOS Current-Mode Circuits,
1987 Symp. on VLSI Circuits. pp.99-100, Karuizawa, 1987,
S. Kawahito, M. Kameyama, T. Higuchi and H. Yamada
- 152) Design of a Complementary Pass Gate Network for a Multiple-Valued Logic System,
IEEE Int. Symp. on Multiple-Valued Logic, pp.142-149, Boston, 1987,
K. Horie, K.I. Sohng, M. Kameyama and T. Higuchi
- 153) A High-Speed Compact Multiplier Based on Multiple-Valued Bi-Directional Current-Model Circuits,
IEEE Int. Symp. on Multiple-Valued Logic, pp.172-180, Boston, 1987,
S. Kawahito, M. Kameyama, T. Higuchi and H. Yamada
- 154) Quaternary Gate Array for Pattern Matching and Its Application to Knowledge Information Processing System,
IEEE Int. Symp. on Multiple-Valued Logic, pp.181-187, Boston, 1987,
T. Hanyu, M. Kameyama and T. Higuchi
- 155) 浮動小数点演算を用いたリミットサイクルのない演算誤差最小デジタルフィルタのクラスについて,
電子情報通信学会論文誌, J70-A, 5, pp.791-797, 1987,
赤嶺政巳, 樋口龍雄
- 156) 3次元 FIR デジタルフィルタの最適設計 — 線形計画法による設計法および対称性の利用による計算量の低減 —,
電子情報通信学会論文誌, J70-A, 7, pp.1042-1050, 1987,
樋口龍雄, 大木 真, 川又政征
- 157) 分母分離形多次元デジタルフィルタにおける丸め誤差の解析と最小化,
電子情報通信学会論文誌, J70-A, 8, pp.1126-1135, 1987,
趙 強福, 川又政征, 樋口龍雄

- 158) Design of 2-D Separable-Denominator Digital Filters Based on the Reduced-Dimensional Decomposition.
IEEE Trans. on Circuits and Systems, CAS-34, 8, pp.934-941, 1987,
T. Lin, M. Kawamata and T. Higuchi
- 159) On Controllability, Observability, and Minimality of 2-D Separable Denominator Systems: a New Approach Based on the Reduced-Dimensional Decomposition,
IEEE Trans. on Circuits and Systems, CAS-34, 8, pp.962-967, 1987,
T. Lin, M. Kawamata and T. Higuchi
- 160) Minimization of Sensitivity of 2-D Systems and Its Relation to 2-D Balanced Realizations,
Trans. of IEICE, E-70, 10, pp.938-944, 1987,
T. Lin, M. Kawamata and T. Higuchi
- 161) A Unified Approach to the Minimization of Quantization Effects in Separable Denominator Multi-Dimensional Digital Filters,
Trans. of IEICE, E-70, 11, pp.1092-1095, 1987,
Q. Zhao, M. Kawamata and T. Higuchi
- 162) 知識工学的手法に基づくフォールトトレラントシステムの構成とデジタル制御への応用,
電子情報通信学会論文誌, J70-D, 12, pp.2697-2707, 1987,
亀山充隆, 鄭立, 樋口龍雄

1988

- 163) A 32×32 -bit Multiplier Using Multiple-Valued MOS Current-Mode Circuit,
IEEE Journal of Solid-State Circuits, SC-23, 1, pp.124-132, 1988,
S. Kawahito, M. Kameyama, T. Higuchi and H. Yamada
- 164) ロボット制御用超高速座標逆変換プロセッサの構成,
日本ロボット学会誌, 6, 1, pp.3-13, 1988,
亀山充隆, 江上秀樹, 樋口龍雄
- 165) 状態空間システムにおけるパラメータ数の少ない統計的感度最小構造の合成,
電子情報通信学会論文誌, J71-A, 2, pp.251-259, 1988,
岩月正見, 樋口龍雄
- 166) VLSI 向き 4 値相補型パスゲート回路網の構成,
電子情報通信学会論文誌, J71-D, 4, pp.636-643, 1988,
亀山充隆, 堀江一宏, 樋口龍雄

- 167) A Multiplier Chip with Multiple-Valued Bidirectional Current-Mode Logic Circuits,
IEEE Computer, 21, 4, pp.43-56, 1988,
M. Kameyama, S. Kawahito and T. Higuchi
- 168) Design of Highly Parallel Residue Arithmetic Circuits Based on Multiple-Valued Bidirectional Current-Mode MOS Technology,
IEEE Int. Symp on Multiple-Valued Logic, pp.6-13, Palma de Mallorca, 1988,
M. Kameyama, T. Sekibe and T. Higuchi
- 169) Prospects of Multiple-Valued Bio-Information Processing Systems,
IEEE Int. Symp. on Multiple-Valued Logic, pp.237-242, Palma de Mallorca, 1988,
M. Kameyama and T. Higuchi
- 170) Design of a Highly Parallel AI Processor Using New Multiple-Valued MOS Devices,
IEEE Int. Symp. on Multiple-Valued Logic, pp.300-306, Palma de Mallorca, 1988,
T. Hanyu and T. Higuchi
- 171) Controllability, Observability and Model Reduction of Separable Denominator M-D Systems,
Trans. of IEICE, E-71, 5, pp.505-513, 1988,
Q. Zhao, M. Kawamata and T. Higuchi
- 172) Signed-Digit 数系に基づく双方向電流モード多値基本演算回路とその評価,
電子情報通信学会論文誌, J71-D, 7, pp.1189-1198, 1988,
亀山充隆, 川人祥二, 樋口龍雄
- 173) Multiple-Valued Bidirectional Current-Mode MOS Technology and Its Applications,
Int. Workshop on Fuzzy System Applications, pp.112-113, Iizuka, 1988,
S. Kawahito, M. Kameyama and T. Higuchi
- 174) Quaternary Complementary Pass Gate Network and Its Application to Image Processing,
Int. Workshop on Fuzzy System Applications, pp.117-118, Iizuka, 1988,
K. I. Sohng, M. Kameyama and T. Higuchi
- 175) High-Density Quaternary Logic Array Chip for Knowledge Information Processing Systems,
1988 Symp. on VLSI Circuits, pp.29-39, Tokyo, 1988,
T. Hanyu and T. Higuchi

- 176) 連続時間線形システムにおける周波数感度と感度最小構造,
計測自動制御学会論文集, 24, 8, pp.831-836, 1988,
岩月正見, 川又政征, 樋口龍雄
- 177) 安全性を考慮した知的誤り検出に基づく高信頼化デジタル制御システム,
計測自動制御学会論文集, 24, 8, pp.867-874, 1988,
鄭立, 亀山充隆, 樋口龍雄
- 178) あるクラスの伝達関数を有する広義の平衡形実現とその低感度性,
システム制御情報学会論文誌, 1, 3, pp.77-83, 1988,
岩月正見, 樋口龍雄
- 179) 多値連想メモリの構成,
電子情報通信学会論文誌, J71-D, 8, pp.1502-1510, 1988,
羽生貴弘, 樋口龍雄
- 180) 連続時間線形システムにおける統計的感度,
計測自動制御学会論文集, 24, 10, pp.1064-1070, 1988,
岩月正見, 川又政征, 樋口龍雄
- 181) Synthesis of a Complementary Pass Gate Network for a Quaternary Logic
Function and Its Application,
Joint Technical Conf. on Circuits/Systems, Computers and Communica-
tions, pp.282-286, Seoul, 1988,
K.I. Song, M. Kameyama and T. Higuchi
- 182) Signed-Digit 数多値演算回路に基づく RSA 暗号処理プロセッサの構成,
電子情報通信学会論文誌, J71-D, 12, pp.2659-2668, 1988,
魏書剛, 亀山充隆, 樋口龍雄
- 1989**
- 183) 多値情報処理システムと VLSI 化 (invited paper)
電子情報通信学会論文誌, J72-A, 2, pp.198-207, 1989,
亀山充隆, 樋口龍雄
- 184) 状態空間法に基づくロボットアームの感度解析,
計測自動制御学会論文集, 25, 2, pp.194-199, 1989,
川又政征, 中隋修, 樋口龍雄
- 185) インパルス応答仕様の外積展開に基づく 3 次元デジタルフィルタの設計,
電子情報通信学会論文誌, J72-A, 4, pp.648-655, 1989,
大木真, 川又政征, 樋口龍雄

- 186) High-Performance Multiple-Valued Radix-2 Signed-Digit Multiplier and Its Application,
1989 Symp. on VLSI Circuits, pp.125-126, Kyoto, 1989,
S. Kawahito, M. Kameyama and T. Higuchi
- 187) Ultra-Highly Parallel Residue Arithmetic VLSI System,
1989 Symp. on VLSI Circuits, pp.127-128, Kyoto, 1989,
M. Kameyama, T. Sekibe and T. Higuchi
- 188) Implementation of a High Performance LSI for Inverse Kinematics Computation,
IEEE Int. Conf. on Robotics and Automation, pp.757-762, Arizona, 1989,
M. Kameyama, T. Matsumoto, H. Egami and T. Higuchi
- 189) Design of a Highly Parallel Set Logic Network Based on a Bio-Device Model,
IEEE Int. Symp. on Multiple-Valued Logic, pp.360-367, Guangzhou, 1989,
T. Aoki, M. Kameyama and T. Higuchi
- 190) 双方向電流モード多値並列乗算器の高性能化,
電子情報通信学会論文誌, J72-C-II, 5, pp.434-441, 1989,
川人祥二, 亀山充隆, 樋口龍雄
- 191) 知的誤り検出に基づくデジタル制御システムの安全性評価,
電子情報通信学会論文誌, J72-D-I, 6, pp.498-506, 1989,
鄭立, 亀山充隆, 樋口龍雄
- 192) 分散的符号化に基づくフォールトトレラント演算回路の構成とその評価,
電子情報通信学会論文誌, J72-D-I, 6, pp.516-525, 1989,
春日健, 亀山充隆, 樋口龍雄
- 193) バイオ素子モデルに基づく超多値・高並列論理回路網の構成,
電子情報通信学会論文誌, J72-D-I, 7, pp.535-544, 1989,
亀山充隆, 青木孝文, 樋口龍雄
- 194) High-Density Quaternary Logic Array Chip for Knowledge Information Processing Systems,
IEEE Jour. of Solid-State Circuits, 24, 4, pp.916-921, 1989,
T. Hanyu and T. Higuchi
- 195) New Communication Network Protocol for Cell Level Factory Automation and Its LSI Implementation,
The Third Int. IFIP Conf. on Computer Applications in Production and Engineering, pp.565-572, Tokyo, 1989,
K. Kobayashi, M. Kameyama and T. Higuchi

- 196) Highly Parallel Residue Arithmetic Chip Based on Multiple-Valued Bidirectional Current-Mode Logic,
IEEE Jour. of Solid-State Circuits, SC-24, 5, pp.1404-1411, 1989,
M. Kameyama, T. Sekibe and T. Higuchi
- 197) 3次元デジタルフィルタの並列DSP実現,
電子情報通信学会論文誌, J72-A, 11, pp.1919-1922, 1989,
大木 真, 川又政征, 樋口龍雄
- 198) 相補型バスゲートに基づく4値順序回路の構成,
電子情報通信学会論文誌, J72-D-I, 12, pp.837-844, 1989,
宋 奎翼, 亀山充隆, 樋口龍雄

1990

- 199) Statistical Sensitivity and Minimum Sensitivity Structures with Fewer Coefficients in Discrete Time Linear Systems,
IEEE Trans. on Circuits and Systems, CAS-37, 1, pp.72-80, 1990,
M. Iwatsuki, M. Kawamata and T. Higuchi
- 200) Efficient Design of Two-Dimensional Separable Denominator Digital Filters Using Symmetries,
IEEE Trans. on Circuits and Systems, CAS-37, 1, pp.114-120 1990,
M. Ohki, M. Kawamata, and T. Higuchi
- 201) ロバストフォールトトレラント乗算器の構成,
電子情報通信学会論文誌, J73-D-I, 2, pp.141-147, 1990,
春日 健, 亀山充隆, 樋口龍雄
- 202) Multiple-Valued Radix-2 Signed-Digit Arithmetic Circuits for High Performance VLSI Systems,
IEEE Jour. of Solid-State Circuits, SC-25, 1, pp.125-131, 1990,
S. Kawahito, M. Kameyama and T. Higuchi
- 203) High-Performance LSI for Kinematics Computation,
Journal of Robotics and Mechatronics, 2, 2, p.138, 1990,
T. Higuchi
- 204) 多値RSA暗号処理VLSIの性能評価,
電子情報通信学会論文誌, J73-D-I, 5, pp.484-491, 1990,
魏 書剛, 亀山充隆, 樋口龍雄
- 205) Design of Robust Fault-Tolerant Arithmetic Circuits and Their Application,
IEEE Int. Symp. on Circuits and Systems, pp.2748-2751, New Orleans, 1990,
T. Kasuga, M. Kameyama and T. Higuchi

- 206) Design of a High-Density Multiple-Valued Content-Addressable Memory Based on Floating-Gate MOS Devices,
IEEE Int. Symp. on Multiple-Valued Logic, pp.18-23, Charlotte, 1990,
T. Hanyu and T. Higuchi
- 207) Modular Design of Multiple-Valued Arithmetic VLSI System Using Signed-Digit Number System,
IEEE Int. Symp. on Multiple-Valued Logic, pp.355-362, Charlotte, 1990,
M. Kameyama, M. Nomura and T. Higuchi
- 208) Interconnection-Free Set Logic Network Based on a Bio-Device Model,
IEEE Electronics Letters, 26, 14, pp.1015-1016, 1990,
T. Aoki, M. Kameyama and T. Higuchi
- 209) Interconnection-Free Biomolecular Computing System Based on a Set-Theoretic Switching Algebra,
Int. Symp. on Bioelectronic and Molecular Electronic Devices, pp.69-70,
Kobe, 1990,
T. Aoki, M. Kameyama and T. Higuchi
- 210) 離散時間ニューラルネットワークに基づく連立1次方程式求解並列処理システム,
計測自動制御学会論文誌, 26, 12, pp.1443-1448, 1990,
三浦真樹, 亀山充隆, 樋口龍雄
- 211) Design of a Parallel Collision Detection Check VLSI Processor for Robot Manipulator,
Journal of Robotics and Mechatronics, 2, 6, pp.418-423, 1990,
T. Amada, M. Kameyama and T. Higuchi
- 212) Design of a Matrix Multiply-Addition VLSI Processor for Robot Control,
Journal of Robotics and Mechatronics, 2, 6, pp.424-430, 1990,
S. Kittichaikoonkit, M. Kameyama and T. Higuchi
- 213) Robot Electronics System,
Journal of Robotics and Mechatronics, 2, 6, pp.471-473, 1990,
T. Higuchi and M. Kameyama

1991

- 214) Signed-Digit 数演算多値モジュールアレーの構成,
電子情報通信学会論文誌, J74-A, 2, pp.296-303, 1991,
亀山充隆, 野村昌弘, 樋口龍雄
- 215) A Design of a High-Density Multi-Level Matching Array Chip for Associative Processing,
IEICE Trans., E74, 4, pp.918-928, 1991,
T. Hanyu, H. Ishii and T. Higuchi

- 216) Design of a Set Logic Network Based on Frequency Multiplexing and Its Applications to Image Processing,
IEEE Int. Symp. on Multiple-Valued Logic, pp.8-15, Victoria, B. C., 1991,
Y. Yuminaka, T. Aoki and T. Higuchi
- 217) A Multiple-Valued Logic Array VLSI Based on Two-Transistor Delta Literal Circuit and Its Application to Real-Time Reasoning Systems,
IEEE Int. Symp. on Multiple-Valued Logic, pp.16-23, Victoria, B. C., 1991,
T. Hanyu, Y. Kojima and T. Higuchi
- 218) A Floating-Gate-MOS-Based Multiple-Valued Associative Memory,
IEEE Int. Symp. on Multiple-Valued Logic, pp.24-31, Victoria, B. C., 1991,
T. Hanyu and T. Higuchi
- 219) Design of Interconnection-Free Biomolecular Computing System,
IEEE Int. Symp. on Multiple-Valued Logic, pp.173-189, Victoria, B. C., 1991,
T. Aoki, M. Kameyama, and T. Higuchi
- 220) Highly Parallel Collision Detection VLSI Processor for Intelligent Robots,
1991 Symp. on VLSI Circuits, pp.29-30, Oiso, 1991,
M. Kameyama, T. Amada and T. Higuchi
- 221) Arithmetic Semicustom VLSI Based on Module Array Structure,
1991 Symp. on VLSI Circuits, pp.101-102, Oiso, 1991,
M. Kameyama, M. Nomura and T. Higuchi
- 222) Design of Two-Dimensional Recursive Digital Filters Based on the Optimal Decomposition of Magnitude Specifications,
IEEE Int. Symp. on Circuits and Systems, 1, pp.614-617, Singapore, 1991,
T.-B. Deng, M. Kawamata and T. Higuchi
- 223) Sensitivity Minimization of Digital Controllers via Frequency-Weighted Balancing,
IEEE Int. Symp. on Circuits and Systems, 1, pp.2419-2422, Singapore, 1991,
M. Kawamata, Y. Uno and T. Higuchi
- 224) ブロック状態実現を用いた状態空間デジタルフィルタ用高性能 VLSI アーキテクチャ,
電子情報通信学会論文誌, J74-A, 6, pp.848-856, 1991,
恒川佳隆, 志田純一, 川又政征, 樋口龍雄

- 225) 状態空間デジタルフィルタのブロック実現における係数感度解析,
電子情報通信学会論文誌, J74-A, 7, pp.996-1005, 1991,
恒川佳隆, 志田純一, 川又政征, 樋口龍雄
- 226) Design of Three-Dimensional Recursive Digital Filters via Decomposition,
The 7th Workshop on Multidimensional Signal Processing, 3.15, Lake
Placid, 1991,
M. Kawamata, T. Kagoshima and T. Higuchi
- 227) 滞在時間がきわめて小さい状態空間デジタルフィルタ用高並列 VLSI アーキ
テクチャ,
計測自動制御学会論文集, 27, 9, pp.1034-1040, 1991,
恒川佳隆, 志田純一, 川又政征, 樋口龍雄
- 228) 集合論理回路網に基づく超多値バイオ情報処理システムの構成,
電子情報通信学会論文誌, J74-D-I, 9, pp.604-612, 1991,
青木孝文, 亀山充隆, 樋口龍雄
- 229) 耐同時フォールト性を有する多重化冗長システムの最適設計,
電子情報通信学会論文誌, J74-D-I, 9, pp.675-682, 1991,
阿部茂樹, 亀山充隆, 樋口龍雄
- 230) High-Performance VLSI Processor for Robot Inverse Dynamics Computation,
IEEE Int. Conf. on Computer Design: VLSI in Computers and Processors,
pp.608-611, Boston, 1991,
S. Kittichaikonkit, M. Kameyama and T. Higuchi
- 231) Design of a Matrix Multiply-Addition VLSI Processor for Robot Inverse Dy-
namics Computation,
IEICE Trans., E74, 11, pp. 3819-3828, 1991,
S. Kittichaikonkit, M. Kameyama and T. Higuchi
- 232) A Special-Purpose LSI for Inverse Kinematics Computation,
IEICE Trans., E74, 11, pp.3829-3837, 1991,
M. Kameyama, T. Matsumoto, H. Egami and T. Higuchi

1992

- 233) Determination of IFS Codes Using Scale-Space Correlation Functions,
IEEE Int. Workshop on Intelligent Signal Processing and Communication
Systems, pp.219-233, Taipei, 1992,
M. Kawamata, H. Kanbara and T. Higuchi
- 234) Dynamically Rule-Programmable VLSI Processor for Fully-Parallel Infer-
ence,
IEE Electronics Letters, 28, 7, pp.695-697, 1992,
T. Hanyu, K. Takeda and T. Higuchi

- 235) 状態空間デジタルフィルタのブロック実現における係数感度最小化,
電子情報通信学会論文誌, J75-A, 3, pp.506-515, 1992,
恒川佳隆, 志田純一, 川又政征, 樋口龍雄
- 236) Digit-Pipelined On-Chip Clique-Finding VLSI Processor for Real-Time 3-D
Object Recognition,
IEE Electronics Letters, 28, 8, pp.722-724, 1992,
T. Hanyu, T. Kodama and T. Higuchi
- 237) 周波数モード集合論理に基づく超多値論理回路網の構成,
電子情報通信学会論文誌, J75-D-I, 4, pp.210-220, 1992,
青木孝文, 弓仲康史, 樋口龍雄
- 238) Highly Parallel Collision Detection Processor for Intelligent Robots,
IEEE Jour. of Solid-State Circuits, 27, 4, pp.500-506, 1992,
M. Kameyama, T. Amada and T. Higuchi
- 239) ロバストフォールトトレラント並列演算回路の構成,
計測自動制御学会論文集, 28, 4, pp.528-535, 1992,
春日 健, 亀山充隆, 樋口龍雄
- 240) Design of Two-Dimensional Recursive Digital Filters Based on the Optimal
Decomposition of Magnitude Specifications,
Recent Advances in Mathematical Theory of Systems Control, Networks
and Signal Processing II (Int. Symp. MTNS-91), pp.153-158, 1992,
T.-B. Deng, M. Kawamata and T. Higuchi,
- 241) Design of a Multiple-Valued Rule-Programmable Matching VLSI Chip for
Real-Time Rule-Based Systems,
IEEE Int. Symp. on Multiple-Valued Logic, pp.274-281, Sendai, 1992,
T. Hanyu, K. Takeda and T. Higuchi
- 242) Set-Valued Logic Networks Based on Optical Wavelength Multiplexing,
IEEE Int. Symp. on Multiple-Valued Logic, pp.282-290, Sendai, 1992,
S. Maeda, T. Aoki and T. Higuchi
- 243) Design of a Multiple-Valued VLSI Processor for Digital Control,
IEEE Int. Symp. on Multiple-Valued Logic, pp.322-329, Sendai, 1992,
K. Shimabukuro, M. Kameyama and T. Higuchi
- 244) Residue Arithmetic Based Multiple-Valued VLSI Image Processor,
IEEE Int. Symp. on Multiple-Valued Logic, pp.330-336, Sendai, 1992,
M. Honda, M. Kameyama and T. Higuchi

- 245) Code Assignment Algorithm for Highly Parallel Multiple-Valued Combinational Circuits,
IEEE Int. Symp. on Multiple-Valued Logic, pp.382-388, Sendai, 1992,
S. Tamaki, M. Kameyama and T. Higuchi
- 246) 冗長正ディジット数表現に基づく多値電流モード高速並列乗算器,
電子情報通信学会論文誌, J75-D-I, 5, pp.270-279, 1992,
川人祥二, 水野健太郎, 石田 誠, 中村哲郎, 亀山充隆, 樋口龍雄
- 247) Parallel VLSI Processors for Robotics Using Multiple Bus Interconnection Networks,
IEICE Trans. on Fundamentals, E75-A, 6, pp.712-719, 1992,
B. Kim, M. Kameyama and T. Higuchi
- 248) Design and Evaluation of Highly Parallel VLSI Processors for 2-D State-Space Digital Filters Using Hierarchical Behavioral Description Language and Synthesizer,
IEICE Trans. on Fundamentals, E75-A, 7, pp.837-845, 1992,
M. Kawamata, Y. Iwata and T. Higuchi
- 249) Design of Three-Dimensional Digital Filters for Video Signal Processing via Decomposition of Magnitude Specifications,
IEICE Trans. on Fundamentals, E75-A, 7, pp.821-829, 1992,
M. Kawamata, T. Kagoshima and T. Higuchi
- 250) 波長多重光電子集積回路モデルに基づく集合論理回路網の構成,
電子情報通信学会論文誌, J75-D-I, 7, pp.419-430, 1992,
青木孝文, 前田修一, 樋口龍雄
- 251) VLSI-Oriented 3-D Object Recognition Algorithm Based on Chain Code Matching,
Joint Technical Conf. on Circuits/Systems, Computers and Communications, pp.36-40, Gyongju, 1992,
S. Choi, T. Hanyu, M. Kameyama and T. Higuchi
- 252) Synthesis of Minimum Average Roundoff Noise Realizations of Periodically Time-Varying State-Space Digital Filters,
Joint Technical Conf. on Circuits/Systems, Computers and Communications, pp.745-750, Gyongju, 1992,
X. Yang, M. Kawamata and T. Higuchi
- 253) Unified Scheduling of High Performance Parallel VLSI Processors for Robotics.
Joint Technical Conf. on Circuits/Systems, Computers and Communications, pp.776-781, Gyongju, 1992,
B. Kim, M. Kameyama and T. Higuchi

- 254) Frequency Scramble for Secure Communication of Images Using Multi-Dimensional Digital Filters,
IEEE the 35th Midwest Symp. on Circuits and Systems, pp.149-150
Washington D. C., 1992,
S. Murakoshi, M. Kawamata and T. Higuchi
- 255) A Novel Approach to Frequency Domain Design of Three-Dimensional Digital Filters via Decomposition,
IEEE the 35th Midwest Symp. on Circuits and Systems, pp.289-290,
1992,
T. Kagoshima, M. Kawamata and T. Higuchi
- 256) Fundamental Study on Periodically Time-Varying State-Space Digital Filters –Statistical Analysis, Scaling and Stability–,
IEEE Int. Conf. on Systems Engineering, pp.348-351, Kobe, 1992,
M. Kawamata, X. Yang and T. Higuchi
- 257) Design of a Multiple-Valued VLSI Processor for Digital Control,
IEICE Trans. on Inf. & Syst., E75-D, 5, pp.709-717, 1992,
K. Shimabukuro, M. Kameyama and T. Higuchi
- 258) 冗長マニピュレータ制御用座標変換 VLSI プロセッサ,
電子情報通信学会論文誌, J75-D-I, 10, pp.909-916, 1992,
藤岡与周, 亀山充隆, 樋口龍雄
- 259) 200-Vertex On-Chip Clique-Finding VLSI Processor for Real-Time 3-D Object Recognition,
IEEE Int. Conf. on Industrial Electronics, Control, Instrumentation and Automation, pp.1379-1384, San Diego, 1992,
T. Hanyu, T. Kodama and T. Higuchi
- 260) 240MOPS Reconfigurable Parallel VLSI Processor for Robot Control,
IEEE Int. Conf. on Industrial Electronics, Control, Instrumentation and Automation, pp.1385-1390, San Diego, 1992,
Y. Fujioka, M. Kameyama and T. Higuchi
- 261) Interconnection-Free Biomolecular Computing,
IEEE Computer, 25, 11, pp.41-50, 1992,
T. Aoki, M. Kameyama and T. Higuchi
- 262) A Model of Biodevice Networks for Interconnection-Free Computing,
The 4th Int. Symp. on Bioelectronic and Molecular Electronic Devices,
pp.9-10, Miyazaki, 1992,
T. Aoki and T. Higuchi

- 263) Design of Robust-Fault-Tolerant Multiple-Valued Arithmetic Circuits for Highly Safe Digital System,
IEEE Asia-Pacific Conf. on Circuits and Systems, pp.59-63, Sydney, 1992
T. Kasuga, M. Kameyama and T. Higuchi,

1993

- 264) Toward Multiwave Opto-Electronics for 3-D Parallel Computing,
IEEE Int. Solid-State Circuits Conf., pp.132-133, 275, San Francisco, 1993,
S. Maeda, T. Aoki and T. Higuchi
- 265) Beyond-Binary Circuits for Signal Processing (invited),
IEEE Int. Solid-State Circuits Conf., pp.134-135, 277, San Francisco, 1993,
T. Hanyu, M. Kameyama and T. Higuchi
- 266) 多進木網に基づく高速多値連想メモリ,
電子情報通信学会論文誌, J76-D-I, 2, pp.54-62, 1993,
羽生貴弘, 樋口龍雄
- 267) 周期的時変状態空間デジタルフィルタにおける丸め誤差最小構造の合成,
電子情報通信学会論文誌, J76-A, 3, pp.331-338, 1993,
楊 学東, 川又政征, 樋口龍雄
- 268) Analysis of Multidimensional Linear Periodically Shift-Variant Digital Filters and Its Application to Secure Communication of Images,
IEICE Trans. on Fundamentals, E76-A, 3, pp.326-336, 1993,
M. Kawamata, S. Murakoshi and T. Higuchi
- 269) Prospects of Multiple-Valued VLSI Processors (invited paper),
IEICE Trans. on Electronics, E76-C, 3, pp.383-392, 1993,
T. Hanyu, M. Kameyama and T. Higuchi
- 270) Design of Robust-Fault-Tolerant Multiple-Valued Arithmetic Circuits and Their Evaluation,
IEICE Trans. on Electronics, E76-C, 3, pp.428-435, 1993,
T. Kasuga, M. Kameyama and T. Higuchi
- 271) Multiple-Valued VLSI Image Processor Based on Residue Arithmetic and Its Evaluation,
IEICE Trans. on Electronics, E76-C, 3, pp.455-462, 1993,
M. Honda, M. Kameyama and T. Higuchi

- 272) Rule-Programmable Multiple-Valued Matching VLSI Processor for Real-Time Rule-Based Systems,
IEICE Trans. on Electronics, E76-C, 3, pp.472-479, 1993,
T. Hanyu, K. Takeda and T. Higuchi
- 273) Design of 2-D Digital Filters Based on the Optimal Decomposition of Magnitude Specifications,
Journal of Circuits, Systems, and Computers, 3, 3, pp.733-755, 1993,
T.-B. Deng, M. Kawamata and T. Higuchi
- 274) 周期的時変状態空間デジタルフィルタに関する基礎的考察 —統計的解析, スケーリング, 安定性—
電子情報通信学会論文誌, J76-A, 4, pp.589-597, 1993,
川又政征, 楊 学東, 樋口龍雄
- 275) Realization of Lattice-Form Separable-Denominator 2D Adaptive Filters,
IEEE Int. Symp. on Circuits and Systems, pp.295-298, Chicago, 1993,
M. Kawamata, E. Kawakami and T. Higuchi
- 276) Design of Fine Grain VLSI Array Processors for Real-Time 2-D Digital Filtering,
IEEE Int. Symp. on Circuits and Systems, pp.1559-1562, Chicago, 1993,
Y. Iwata, M. Kawamata and T. Higuchi
- 277) A Multiple-Valued Content-Addressable Memory Using Logic-Value Conversion and Threshold Functions,
IEEE Int. Symp. on Multiple-Valued Logic, pp.170-175, Sacramento, 1993,
S. Aragaki, T. Hanyu and T. Higuchi
- 278) Impact of Interconnection-Free Biomolecular Computing,
IEEE Int. Symp. on Multiple-Valued Logic, pp.271-276, Sacramento, 1993,
T. Aoki and T. Higuchi
- 279) Design of Set-Valued Logic Networks for Wave-Parallel Computing,
IEEE Int. Symp. on Multiple-Valued Logic, pp.277-282, Sacramento, 1993,
Y. Yuminaka, T. Aoki and T. Higuchi
- 280) Code Assignment Algorithm for Highly Parallel Multiple-Valued Combinational Circuits Based on Partition Theory.
IEICE Trans. Informations and Systems, E76-D, 5, pp.548-554, 1993,
S. Tamaki, M. Kameyama and T. Higuchi

- 281) Optical Multiplex Computing Based on Set-Valued Logic and Its Application to Parallel Sorting Networks,
IEICE Trans. Informations and Systems, E76-D, 5, pp.605-615, 1993,
S. Maeda, T. Aoki and T. Higuchi
- 282) Design of VLSI Array Processors for Very High Speed 2-D Digital Filtering of High Definition Images,
Proc. of Image Processing: Theory and Applications, pp.259-262, San Remo, 1993,
Y. Iwata, M. Kawamata and T. Higuchi
- 283) Unified Scheduling of High Performance Parallel VLSI Processors for Robotics,
IEICE Trans. on Fundamentals, E76-A, 6, pp.904-910, 1993,
B. Kim, M. Kameyama and T. Higuchi
- 284) 3-D Object Recognition System Based on 2-D Chain Code Matching,
IEICE Trans. on Fundamentals, E76-A, 6, pp.917-923, 1993,
T. Hanyu, S. Choi, M. Kameyama and T. Higuchi
- 285) Design of Frequency-Mode Set-Valued Logic Networks,
IEE Proceedings-G, 140, 3, pp.191-198, 1993,
Aoki, Y. Yuminaka and T. Higuchi
- 286) Realization of Separable-Denominator 2D Adaptive Filters Based on LMS Algorithms,
Joint Technical Conf. on Circuits/Systems, Computers and Communications, pp.36-41, Nara, 1993,
E. Kawakami, M. Kawamata and T. Higuchi
- 287) Highly Parallel Processing for Iterated Transformation Theory-Based Coding on Loosely Coupled SIMD Processors,
Joint Technical Conf. on Circuits/Systems, Computers and Communications, pp.628-633, Nara, 1993,
K. Yasunaga, M. Kawamata and T. Higuchi
- 288) Synthesis of Minimum Roundoff Noise Realizations of Periodically Time Varying State-Space Digital Filters,
KITE Jour. of Electronics Engineering, 4, 1, pp.102-108, 1993,
X. Yang, M. Kawamata and T. Higuchi
- 289) Research Topics and Results on Digital Signal Processing (invited paper),
IEICE Trans. on Fundamentals, E76-A, 7, pp.1087-1096, 1993,
M. Kawamata and T. Higuchi

- 290) Design of Wave-Parallel Computing Architectures and Its Application to Massively Parallel Image Processing,
IEICE Trans. on Electronics, E76-C, 7, pp.1133-1143, 1993,
Y. Yuminaka, T. Aoki and T. Higuchi
- 291) Coefficient Sensitivity Analysis of Periodically Time-Varying State-Space Digital Filters,
IEEE Int. Workshop on Intelligent Signal Processing and Communication Systems, pp.6-8, Sendai, 1993,
X. Yang, M. Kawamata and T. Higuchi
- 292) Design of a Low-Power Multiple-Valued Cellular Array Using Dynamic Circuits and Its Application to Image Processing,
IEEE Int. Workshop on Intelligent Signal Processing and Communication Systems, pp.309-314, Sendai, 1993,
T. Hanyu, M. Kuwahara and T. Higuchi
- 293) A High-Density Multiple-Valued Content-Addressable Memory Based on One Transistor Cell,
IEICE Trans. on Electronics, E76-C, 11, pp.1649-1656, 1993,
S. Aragaki, T. Hanyu and T. Higuchi
- 294) Biocomputing System with No Wiring (invited paper),
Int. Symp. on Nonlinear Theory and Its Applications, pp.211-216,
Hawaii, 1993,
T. Aoki and T. Higuchi
- 295) Chaotic Oscillation in Second-Order Direct Form II Digital Filters with a Nonlinear Adder,
Int. Symp. on Nonlinear Theory and Its Applications, pp.255-258,
Hawaii, 1993,
S. Sasaki, M. Kawamata and T. Higuchi
- 296) Interframe Predictive Iterated Transformation Theory-Based Coding with Conditional Replenishment,
Int. Symp. on Nonlinear Theory and Its Applications, pp.1359-1362,
Hawaii, 1993,
K. Yasunaga, M. Kawamata and T. Higuchi
- 297) Design of Optical Circuits for Multiplex Computing Based on Set-Valued Logic,
Applied Optics (The Optical Society of America), 32, 35, pp.7170-7183,
1993,
T. Aoki, S. Maeda and T. Higuchi

1994

- 298) High-Speed Area-Efficient Multiplier Design Using Multiple-Valued Current-Mode Circuits,
IEEE Trans. Computers, 43, 1, pp.34-42, 1994,
S. Kawahito, M. Ishida, T. Nakamura, M. Kameyama and T. Higuchi
- 299) Multiwave Computing Circuits Using Integrated Opto-Electronic Devices,
1994 IEEE Int. Solid-State Circuits Conf., pp.134-135, 323, San Francisco, 1994,
T. Aoki, Y. Watanabe, T. Higuchi, S. Kawahito and Y. Tadokoro
- 300) Prospects of Multiple-Valued ULSI Processors (invited),
Int. Conf. on Advanced Microelectronic Devices and Processing, pp.777-784, Sendai, 1994,
M. Kameyama and T. Higuchi
- 301) 分母分離形2次元状態空間デジタルフィルタの低次元分解に基づくブロック並列処理アーキテクチャ,
電子情報通信学会論文誌, J77-A, 4, pp, 635-643, 1994,
岩田 靖, 川又政征, 樋口龍雄
- 302) 周期的時変デジタルフィルタによる TDM-FDM 変換器の実現,
電子情報通信学会論文誌, J77-A, 4, pp.626-634, 1994,
楊 学東, 川又政征, 樋口龍雄
- 303) Coordinate Transformation VLSI Processor for Redundant Manipulator Control,
Jour. of Robotics and Mechatronics, 6, 2, pp.124-130, 1994,
Y. Fujioka, M. Kameyama and T. Higuchi
- 304) Design of an Intelligent Fault-Tolerant System for Real-World Applications,
Jour. of Robotics and Mechatronics, 6, 2, pp.150-154, 1994,
S. Abe, M. Kameyama and T. Higuchi
- 305) Design of Wave-Parallel Computing Circuits for Densely Connected Architectures,
IEEE Int. Symp. on Multiple-Valued Logic, pp.207-214, Boston, 1994,
Y. Yuminaka, T. Aoki and T. Higuchi
- 306) Design of Multiwave Computing Circuits Based on a Model of Integrated Opto-Electronic Devices,
IEEE Int. Symp. on Multiple-Valued Logic, pp.215-222, Boston, 1994,
Y. Watanabe, T. Aoki and T. Higuchi

- 307) Design of Multiplex Interconnection Networks for Massively Parallel Computing Systems,
IEEE Int. Symp. on Multiple-Valued Logic, pp.231-238, Boston, 1994,
T. Takimoto, T. Aoki and T. Higuchi
- 308) Low-Power 8-Valued Cellular Array VLSI for High-Speed Image Processing,
IEICE Trans. on Electronics, E77-C, 7, pp.1042-1048, 1994,
T. Hanyu, M. Kuwahara and T. Higuchi
- 309) Efficient Learning of Nearest Neighbor Multilayer Perceptrons,
Int. Conf. on Fuzzy Logic, Neural Nets and Soft Computing, pp.77-78,
Iizuka, 1994,
Q.F. Zhao, and T. Higuchi
- 310) Coefficient Sensitivity Analysis of Periodically Time-Varying State-Space Digital Filters,
IEEE Trans. on Circuits and Systems, 41, 8, pp.526-536, 1994,
X. Yang, M. Kawamata and T. Higuchi
- 311) CLC-MLP Is a General-Purpose Feature Extractor,
Int. Conf. on Neural Information Processing, pp.406-411, Seoul, 1994,
Q.F. Zhao and T. Higuchi
- 312) Supervised Organization of Nearest Neighbor MLP,
Int. Conf. on Neural Information Processing, pp.1398-1403, Seoul, 1994,
Q. F. Zhao and T. Higuchi
- 313) A Fast Coding Algorithm for Iterated Transformation Theory-Based Coding by Multi-Resolution Tree Search,
IEEE Int. Workshop on Intelligent Signal Processing and Communication Systems, pp.109-114, Seoul, 1994,
M. Kawamata, M. Nagahisa and T. Higuchi
- 314) Realization of Two-Dimensional Recursive and Non-Recursive Adaptive Filters Using Parallel Separable Structures,
IEEE Int. Workshop on Intelligent Signal Processing and Communication Systems, pp.257-262, Seoul, 1994,
M. Kawamata, T. Yoshie and T. Higuchi
- 315) Evolutionary Digital Filters — Adaptive Digital Filters Based on Evolutionary Strategies of Organisms—,
IEEE Int. Workshop on Intelligent Signal Processing and Communication Systems, pp.263-268, Seoul, 1994,
M. Kawamata, M. Abe and T. Higuchi

- 316) Optimal Design of Multi-Dimensional Recursive Digital Filters Using a Simple Genetic Algorithm,
IEEE Int. Workshop on Intelligent Signal Processing and Communication Systems, pp.301-306, Seoul, 1994,
M. Kawamata, J. Imakubo and T. Higuchi
- 317) Rule-Based Highly-Safe Intelligent Vehicle Using a New Content-Addressable Memory,
IEEE Intelligent Vehicles '94 Symposium, pp.467-472, Paris, 1994,
T. Hanyu, S. Abe, M. Kameyama and T. Higuchi
- 318) Multi-Resolution Tree Search for Iterated Transformation Theory-Based Coding,
Int. Conf. on Image Processing, pp.137-141, Los Alamitos, 1994,
M. Kawamata, M. Nagahisa and T. Higuchi
- 319) Optimal Design Method of 2-D IIR Digital Filters Based on a Simple Genetic Algorithm,
Int. Conf. on Image Processing, pp.780-784, Los Alamitos, 1994,
M. Kawamata, J. Imakubo and T. Higuchi
- 320) Set-Valued Logic for Multiplex Computing: Toward New-Device-Based Superchips,
Interdisciplinary Information Sciences, 1, 1, pp.1-18, 1994,
T. Aoki and T. Higuchi

1995

- 321) 遺伝的アルゴリズムに基づく分母分離形2次元デジタルフィルタの最適設計法,
電子情報通信学会論文誌, J78-A, 2, pp.132-140, 1995,
川又政征, 今窪 純, 樋口龍雄
- 322) 多重解像度木探索による反復変換理論符号化の高速符号化アルゴリズム,
電子情報通信学会論文誌, J78-A, 2, pp.253-260, 1995,
川又政征, 長久真樹, 樋口龍雄
- 323) An Evolutionary Algorithm for Solving Multi-Individual-Multi-Task Problems,
Int. Workshop on Biologically Inspired Evolutionary Systems, pp.61-68,
Tokyo, 1995,
Q.F. Zhao and T. Higuchi
- 324) Wire-Free Computing Circuits Using Optical Wave-Casting,
IEEE Int. Symp. on Multiple-Valued Logic, pp.8-13, Bloomington, 1995,
S. Sakurai, T. Aoki and T. Higuchi

- 325) Redundant Complex Number Systems,
IEEE Int. Symp. on Multiple-Valued Logic, pp.14-19, Bloomington,
1995,
Y. Ohi, T. Aoki and T. Higuchi
- 326) Individual Evolutionary Algorithm and Its Application to Learning of Nearest Neighbor Based MLP,
Int. Workshop on Artificial Neural Networks, pp.396-403, Malaga, 1995;
also Lecture Notes in Computer Science, 930, pp.396-403 (Springer),
Q.F. Zhao and T. Higuchi
- 327) Separable-Denominator Two-Dimensional Adaptive Filters with Application to Noise Reduction in Images,
Applied Mathematics and Computation, 69, pp.111-122, 1995,
M. Kawamata, E. Kawakami and T. Higuchi
- 328) 広範囲なフォールトに対する高安全性を指向したリアルワールドコンピューティング用知的フォールトトレラントシステムの構成,
計測自動制御学会論文集, 31, 6, pp.789-796, 1995,
阿部茂樹, 亀山充隆, 樋口龍雄
- 329) Functionally Separated, Multiple-Value Content-Addressable Memory and Its Applications,
IEE Proc. - Circuits Devices Syst., 142, 3, pp.165-172, 1995,
T. Hanyu, S. Aragaki and T. Higuchi
- 330) On-line Minimization of Nearest Neighbor Based MLP,
Proc. World Congress on Neural Networks, pp.1636-1641, Washington D. C., 1995,
Q.F. Zhao and T. Higuchi
- 331) Design of 2-D State-Space Digital Filters Using a Genetic Algorithm over a Discrete Powers-of-Two Coefficient Space,
Joint Technical Conf. on Circuits/Systems, Computers and Communications, pp.45-48, Kumamoto, 1995,
Y.H. Lee, M. Kawamata and T. Higuchi
- 332) 2の補数加算器を有する散逸的な2次直列型IIデジタルフィルタで発生するカオスの発振,
電子情報通信学会論文誌, J78-A, 7, pp.769-777, 1995,
川又政征, 佐々木伸治, 樋口龍雄
- 333) Multiwave Interconnection Networks for MCM-Based Parallel Processing,
Int. EURO-PAR Conf. pp.593-607, Stockholm, 1995; also Lecture Notes in Computer Science 966, EURO-PAR '95 Parallel Processing pp.593-607
S. Shionoya, T. Aoki and T. Higuchi

- 334) Redundant Complex Number Arithmetic for High-Speed Signal Processing, IEEE Workshop on VLSI Signal Processing (VLSI Signal Processing, VIII), pp.523-532, 1995, T. Aoki, Y. Ohi and T. Higuchi
- 335) Design of 2-D State-Space Digital Filters with Powers-of-Two Coefficients Based on a Genetic Algorithm, Int. Conf. on Image Processing, pp.133-136, Washington D. C., 1995, Y.H. Lee, M. Kawamata and T. Higuchi
- 336) A Model of Enzyme Transistors, Int. Symp. on Bioelectronic and Molecular Electronic Devices, pp.79-80, Okinawa, 1995, M. Hiratsuka, T. Aoki and T. Higuchi
- 337) Design of 2-D State-Space Digital Filters over a Powers-of-Two Coefficient Space Using a Genetic Algorithm, Int. Symp. on Communications, pp.837-843, Taipei, 1995, Y.H. Lee, M. Kawamata and T. Higuchi
- 338) Approximations of IIR Periodically Time-Varying Digital Filters, IEE Proc. -Circuits Devices Syst., 142, 6, pp.387-393, 1995, X. Yang, M. Kawamata and T. Higuchi

1996

- 339) Design of a Rule-Based Highly-Safe Intelligent Vehicle Using a Content-Addressable Memory, Trans. of the Society of Instrument and Control Engineers, 32, 1, pp. 114-121. 1996, T. Hanyu, S. Abe, M. Kameyama and T. Higuchi
- 340) Evolutionary Digital Filtering Based on the Cloning and Mating Reproduction, IEICE Trans. on Fundamentals, E79-A, 3, pp.370-373, 1996, M. Abe, M. Kawamata and T. Higuchi
- 341) Design of Multiplierless 2-D State-Space Digital Filters over a Powers-of-Two Coefficient Space, IEICE Trans. on Fundamentals, E79-A, 3, pp.374-377, 1996, Y.H. Lee, M. Kawamata and T. Higuchi
- 342) Minimization of Nearest Neighbor Classifiers Based on Individual Evolutionary Algorithm, Pattern Recognition Letters, 17, pp.125-131, 1996, Q.F. Zhao and T. Higuchi

- 343) GA-Based Design of Multiplierless 2-D State-Space Digital Filters with Very Small Roundoff Noise,
IEEE Int. Conf. on Acoustics, Speech and Signal Processing, pp.1283-1286, Atlanta, 1996,
Y.H. Lee, M. Kawamata and T. Higuchi
- 344) Convergence Behavior of Evolutionary Digital Filters on a Multiple-Peak Surface,
IEEE Int. Symp. on Circuits and Systems, pp.185-188, Atlanta, 1996,
M. Abe, M. Kawamata and T. Higuchi
- 345) Wave-Parallel Computing Technique for Neural Networks Based on Amplitude-Modulated Waves,
IEEE Int. Symp. on Multiple-Valued Logic, pp.210-215, Santiago de Compostela, 1996,
Y. Yuminaka, Y. Sasaki, T. Aoki and T Higuchi
- 346) 酵素トランジスタ回路の解析と設計,
電子情報通信学会論文誌, J79-A, 5, pp.1073-1081, 1996,
青木孝文, 平塚眞彦, 樋口龍雄
- 347) Evolutionary Learning of Nearest-Neighbor MLP,
IEEE Trans. on Neural Networks, 7, 3, pp.762-767, 1996,
Q.F. Zhao and T. Higuchi
- 348) A Multiplex Computing Paradigm (invited),
The 4th Int. Conf. on Soft Computing, pp.95-100, Iizuka, 1996,
T. Higuchi and T. Aoki
- 349) Redundant Complex Arithmetic,
Int. Technical Conf. on Circuits/Systems, Computers and Communications, pp.1230-1233, Seoul, 1996,
T. Aoki and T. Higuchi
- 350) 商選択テーブルを用いない高基数除算器の構成,
電子情報通信学会論文誌, J79-D-I, 7, pp.416-424, 1996,
青木孝文, 常世大史, 樋口龍雄
- 351) 光ウェーブキャストニングに基づく並列コンピューティングアーキテクチャ,
電子情報通信学会論文誌, J79-D-I, 7, pp.437-445, 1996,
青木孝文, 桜井 賢, 樋口龍雄
- 352) High-Radix Parallel Dividers for VLSI Signal Processing,
IEEE Workshop on VLSI Signal Processing (VLSI Signal Processing IX), pp.83-92, San Francisco, 1996,
T. Aoki, H. Tokoyo and T. Higuchi

- 353) GA-Based Design of Multiplierless 2-D Digital Filters with Very Low Roundoff Noise,
IEEE Asia-Pacific Conf. on Circuits and Systems, pp.223-226, Seoul, 1996,
Y.H. Lee, M. Kawamata and T. Higuchi
- 354) GA-Based Design of Finite Wordlength Digital Filters for Simultaneous Specifications in the Frequency and Spatial Domains,
IEEE Int. Workshop on Intelligent Signal Processing and Communication Systems, pp.89-93, Singapore, 1996,
H. Moriya, M. Kawamata and T. Higuchi
- 355) Roundoff Error Analysis of Fractal Coding Schemes for Grey-Scale Images.
IEEE Int. Workshop on Intelligent Signal Processing and Communication Systems, pp.1380-1385, Singapore, 1996,
C.H. Lee, M. Kawamata and T. Higuchi
- 356) Efficient Learning of NN-MLP Based on Individual Evolutionary Algorithm,
Neurocomputing, 13, pp.201-215, 1996,
Q.F. Zhao and T. Higuchi
- 357) Balanced Realizations and Model Reduction of Periodically Time-Varying State-Space Digital Filter,
IEE Proc.-Vis, Image Signal Processing, 143, 6, pp.370-376, 1996,
X. Yang, M. Kawamata and T. Higuchi

1997

- 358) State-Space Approach to Roundoff Error Analysis of Fractal Image Coding,
IEICE Trans. on Fundamentals, E80-A, 1, pp.159-165, 1997,
C-H, Lee, M. Kawamata and T. Higuchi
- 359) Wave-Parallel Neural Networks Using Orthogonal Sequences,
IEE Electronics Letters, 33, 8, pp.690-691, 1997,
Y. Yuminaka, Y. Sasaki, T. Aoki and T. Higuchi
- 360) Enzyme Transistor Circuits for Biomolecular Computing,
IEEE Int. Symp. on Multiple-Valued Logic, pp.47-52, Nova Scotia, 1997,
M. Hiratsuka, T. Aoki and T. Higuchi
- 361) State-Space Approach to Roundoff Error Analysis of Fractal Image Coding,
IEEE Int. Symp. on Circuits and Systems, Hong Kong, pp.1341-1344, 1997,
C-H Lee, M. Kawamata and T. Higuchi

- 362) Communication Network Protocol for Real-Time Distributed Control and Its LSI Implementation,
IEEE Trans. on Industrial Electronics, 44, 3, pp.418-426, 1997,
K. Kobayashi, M. Kameyama and T. Higuchi
- 363) Real/Complex Reconfigurable Arithmetic Using Redundant Complex Number Systems,
IEEE Symp. on Computer Arithmetic, pp.200-207, Asilomar, 1997,
T. Aoki, H. Amada and T. Higuchi
- 364) Design and Analysis of Multiwave Interconnection Networks for MCM-Based Parallel Processing,
IEICE Trans. on Electronics, E80-C, 7, pp.935-940, 1997,
T. Aoki, S. Shionoya and T. Higuchi
- 365) 冗長複素数系に基づく実数/複素数再構成型算術演算回路の構成,
電子情報通信学会論文誌, J80-D-I, 8, pp.674-682, 1997,
青木孝文, 天田博章, 樋口龍雄
- 366) High-Radix CORDIC Algorithms for VLSI Signal Processing,
IEEE Workshop on Signal Processing Systems, SiPS97 Design and Implementation, Leicester, pp.183-192, 1997,
T. Aoki, H. Nogi and T. Higuchi
- 367) An Efficient Algorithm for Solving Inverse Problem of Fractal Images Using the Complex Moment Method,
IEEE Int. Workshop on Intelligent Signal Processing and Communication Systems, pp.S12.4.1-12.4.6, Kuala Lumpur, 1997,
T. Abiko, M. Kawamata and T. Higuchi
- 368) Multiplex Computing System Based on Set-Valued Logic,
Computers & Electrical Engineering, 23, 6, pp.381-392, 1997,
T. Higuchi and T. Aoki
- 369) Analysis of Scaling-Factor-Quantization Error in Fractal Image Coding,
IEICE Trans. on Fundamentals. E80-A, 12, pp.2572-2580, 1997,
C.H. Lee, M. Kawamata and T. Higuchi

1998

- 370) A Perfect-Reconstruction Encryption Scheme by Using Periodically Time-Varying Digital Filters,
IEICE Trans. on Fundamentals, E81-A, 1, pp.192-196, 1998,
X. Yang, M. Kawamata and T. Higuchi

- 371) Design of Neural Networks Based on Wave-Parallel Computing Technique, Analog Integrated Circuits and Signal Processing, 15, 3, pp.315-327, 1998,
Y. Yuminaka, Y. Sasaki, T. Aoki and T. Higuchi
- 372) 高基数 CORDIC アルゴリズム,
電子情報通信学会論文誌, J81-D-I, 4, pp.359-367, 1998,
青木孝文, 野木 均, 樋口龍雄
- 373) GA-Based Design of Multiplierless 2-D State-Space Digital Filters with Low Roundoff Noise,
IEE Proc.-Circuits Devices Syst., 145, 2, pp.118-124, 1998,
Y.H. Lee, M. Kawamata and T. Higuchi
- 374) Set-Valued Logic Circuits for Next Generation VLSI Architectures,
IEEE Int. Symp. on Multiple-Valued Logic, pp.140-147, Fukuoka, 1998,
T. Aoki and T. Higuchi
- 375) Wave-Parallel Computing Systems Using Multiple-Valued Pseudo-Orthogonal Sequences,
IEEE Int. Symp. on Multiple-Valued Logic, pp.148-153, Fukuoka, 1998,
Y. Yuminaka, Y.Sasaki, T. Aoki and T. Higuchi
- 376) A Model for Biomolecular Computing (invited),
Int. Workshop on Advanced LSIs, pp.39-44, Sapporo, 1998,
T. Aoki, T. Hiratsuka and T. Higuchi
- 377) Enzyme Transistor Circuits,
IEE Proc.-Circuits, Devices and Systems, 145, 4, pp.264-270, 1998,
T. Aoki, M. Hiratsuka and T. Higuchi
- 378) Pattern Formation in Enzyme Transistor Circuits with Diffusive Coupling,
Int. Symp. on Nonlinear Theory and Its Applications, 1, pp.351-354,
Crans-Montana, 1998,
M. Hiratsuka, T. Aoki and T. Higuchi
- 379) Design of Arithmetic Circuits Based on Evolutionary Graph Generation,
Proc. of the Workshop on Synthesis and System Integration of Mixed Technologies (SASIMI '98), pp.31-38, Sendai, 1998,
N. Homma, T. Aoki and T. Higuchi
- 380) Frequency-Mode Set-Valued Logic for Wave-Parallel Computing -Design and Experimental Realization-,
Multiple-Valued Logic, 3, 4, pp.301-332, 1998,
Y. Yuminaka, T. Aoki and T. Higuchi

- 381) 疑似ランダム系列に基づく集合論理アーキテクチャ,
電子情報通信学会論文誌, J81-D-I, 11, pp.1163-1170, 1998,
青木孝文, 中西 崇, 樋口龍雄

1999

- 382) Enzyme Transistor Circuits for Reaction-Diffusion Computing,
IEEE Transactions on Circuits and Systems-I, 46, 2, pp.294-303, 1999,
M. Hiratsuka, T. Aoki and T. Higuchi
- 383) Beyond-Binary Arithmetic Algorithms,
Int. Symp. on Future of Intellectual Integrated Electronics, pp.333-353,
Sendai, 1999,
T. Aoki and T. Higuchi
- 384) Evolutional Graph Generation System for Arithmetic Circuit Design,
Int. Symp. on Future of Intellectual Integrated Electronics, pp.355-364,
Sendai, 1999,
N. Homma, T. Aoki and T. Higuchi
- 385) Redundant Complex Arithmetic and Its Application to Complex Multiplier
Design,
IEEE Int. Symp. on Multiple-Valued Logic, pp.200-207, Freiburg, 1999,
T. Aoki, K. Hoshi and T. Higuchi
- 386) Evolutionary Design of Arithmetic Circuits,
IEICE Trans. Fundamentals, E82-A, 5, pp.798-806, 1999,
T. Aoki, N. Homma and T. Higuchi
- 387) Roundoff Error Analysis in the Decoding of Fractal Image Coding Using a
Simplified State-Space Model,
IEICE Trans. Fundamentals, E82-A, 6, pp.872-878, 1999,
C.H. Lee, M. Kawamata and T. Higuchi
- 388) Radix-2-4-8 CORDIC for Fast Sine and Cosine Computation,
Int. Technical. Conf. on Circuits/Systems, Computers and Communica-
tions, pp.462-465, Sado, 1999,
I. Kitaori, T. Aoki and T. Higuchi
- 389) Pattern Formation in Reaction-Diffusion Enzyme Transistor Circuits,
IEICE Trans. Fundamentals, E82-A, 9, pp.1809-1817, 1999,
M. Hiratsuka, T. Aoki and T. Higuchi
- 390) A Code-Division Multiplexing Technique for Efficient Data Transmission in
VLSI Systems,
IEICE Trans. Electronics., E82-C, 9, pp.1669-1677, 1999,
Y. Yuminaka, K. Itoh, Y. Sasaki, T. Aoki and T. Higuchi

- 391) Signed-Weight Arithmetic and Its Application to a Field-Programmable Digital Filter Architecture,
IEICE Trans. Electronics., E82-C, 9, pp.1687-1698, 1999,
T. Aoki, Y. Sawada and T. Higuchi
- 392) A New Evolutionary Approach for Synthesizing Circuit Structures,
Int. Symp. on Nonlinear Theory and Its Applications (NOLTA'99), 1,
pp.239-242, Hawaii, 1999,
N. Homma, T. Aoki and T. Higuchi
- 393) A Digital Reaction-Diffusion System for Texture Image Processing,
IEEE Int. Symp. on Intelligent Signal Processing and Communication Systems (ISPACS '99), pp.113-116, Phuket, 1999,
W. Fujita, T. Aoki and T. Higuchi
- 394) Evolutionary Generation of Constant-Coefficient Multipliers,
IEEE Int. Symp on Intelligent Signal Processing and Communication Systems (ISPACS'99), pp.481-484, Phuket, 1999,
N. Homma, T. Aoki and T. Higuchi

2000

- 395) Beyond-Binary Arithmetic: Algorithms and VLSI Implementations,
Interdisciplinary Information Sciences, 6, 1, pp.75-98, 2000,
T. Aoki and T. Higuchi
- 396) High-Radix Parallel VLSI Dividers without Using Quotient Digit Selection Tables,
IEEE Int. Symp. on Multiple-Valued Logic, pp.345-352, Portland, 2000,
T. Aoki, K. Nakazawa and T. Higuchi
- 397) An Efficient Data Transmission Technique for VLSI Systems Based on Multiple-Valued Code-Division Multiple Access,
IEEE Int. Symp. on Multiple-Valued Logic, pp.430-437, Portland, 2000,
Y. Yuminaka, O. Katoh, Y. Sasaki, T. Aoki and T. Higuchi
- 398) Beyond-Binary Arithmetic: Algorithms and Implementations,
Extended Abstracts of the 9th Int. Workshop on Post-Binary Ultra-Large-Scale Integration Systems, pp.7-10, Portland, 2000,
T. Aoki and T. Higuchi
- 399) Evolutionary Graph Generation System with Symbolic Verification for Arithmetic Circuit Design,
Electronics Letters, 36, 11, pp.937-939, 2000,
N. Homma, T. Aoki and T. Higuchi

- 400) Radix-2-4-8 CORDIC for Fast Vector Rotation,
IEICE Trans. on Fundamentals, E83-A, 6, pp.1106-1114, 2000,
T. Aoki, I. Kitaori and T. Higuchi
- 401) Active Wave Propagation in a Reaction-Diffusion Cellular Automation Using
a Microelectrode Array,
Int. Symp. on Nonlinear Theory and Its Applications (NOLTA), 1, pp.
319-322, Dresden, 2000,
M. Hiratsuka, T. Aoki and T. Higuchi
- 402) Evolutionary Synthesis of Fast Constant-Coefficient Multipliers,
IEICE Trans. on Fundamentals, E83-A, 9, pp.1767-1777, 2000,
N. Homma, T. Aoki and T. Higuchi
- 403) Evolutionary Synthesis of Sequential Arithmetic Circuits,
IEEE Int. Symp. on Intelligent Signal Processing and Communication
Systems (ISPACS), pp.1067-1072, Hawaii, 2000,
T. Terasaki, T. Aoki and T. Higuchi
- 404) Implementation of a 1-D Reaction-Diffusion Cellular Automation,
Int. Conf. on Dynamical Aspects of Complex Systems, p. 24, Sendai, 2000,
M. Hiratsuka, T. Aoki and T. Higuchi

2001

- 405) Reaction-Diffusion Cellular Automaton Using Integrated Microelectrodes,
Electronics Letters, 37, 2, pp.87-89, 2001,
M. Hiratsuka, T. Aoki and T. Higuchi
- 406) Evolutionary Design for High-Speed Constant-Coefficient Multipliers,
Electronics Letters, 37, 4, pp.256-258, 2001,
D. Chen, T. Aoki, N. Homma and T. Higuchi
- 407) Evolutionary Synthesis of Bit-Serial Arithmetic Circuits,
情報処理学会論文誌 (IPSJ Journal), 42, 4, pp.975-982, 2001,
T. Terasaki, T. Aoki and T. Higuchi
- 408) Evolutionary Graph Generation System with Transmigration Capability for
Arithmetic Circuit Design,
IEEE Int. Symp. on Circuits and Systems, 5, pp.171-174, Sydney, 2001,
N. Homma, T. Aoki and T. Higuchi
- 409) A Model of Reaction-Diffusion Cellular Automata for Massively Parallel
Molecular Computing,
IEEE Int. Symp. on Multiple-Valued Logic, pp.247-252, Warsaw, 2001,
M. Hiratsuka, T. Aoki and T. Higuchi

- 410) Synthesis of Multiple-Valued Arithmetic Circuits Using Evolutionary Graph Generation,
IEEE Int. Symp. on Multiple-Valued Logic, pp.253-258, Warsaw, 2001,
M. Natsui, T. Aoki and T. Higuchi
- 411) Evolutionary Graph Generation with Terminal-Color Constraint for Heterogeneous Circuit Synthesis,
IEE Electronics Letters, 37, 13, pp.808-810, 2001,
M. Natsui, T. Aoki and T. Higuchi
- 412) Digital Reaction-Diffusion System
—A Foundation of Bio-Inspired Texture Image Processing—,
IEICE Trans. on Fundamentals, E84-A, 8, pp.1909-1918, 2001,
K. Ito, T. Aoki and T. Higuchi
- 413) Distributed Evolutionary Design of Constant-Coefficient Multipliers,
IEEE Int. Conf. on Electronics, Circuits and Systems, pp.249-252, Malta, 2001,
D. Chen, T. Aoki, N. Homma and T. Higuchi
- 414) Design of Constant-Coefficient Multipliers,
Int. Conf. on ASIC (ASICON 2001), 1, pp.416-419, Shanghai, 2001,
D. Cheng, T. Aoki, N. Homma and T. Higuchi
- 415) Digital Reaction-Diffusion System and Its Application,
Int. Symp. on Nonlinear Theory and its Applications, 1, pp.99-102,
Miyagi, 2001,
K. Ito, T. Aoki and T. Higuchi
- 416) Experimental Observation of Active Wave Propagation in Reaction-Diffusion Cellular Automata,
Int. Symp. on Nonlinear Theory and its Applications, 2, pp.99-102,
Miyagi, 2001,
H. Morimitsu, M. Hiratsuka, T. Aoki and T. Higuchi
- 417) Design of High-Radix VLSI Dividers without Quotient Selection Tables,
IEICE Trans. on Fundamentals, E84-A, 11, pp.2623-2631, 2001,
T. Aoki, K. Nakazawa and T. Higuchi
- 418) Evolutionary Graph Generation System with Terminal-Color Constraint
—An Application to Multiple-Valued Logic Circuit Synthesis—,
IEICE Trans. on Fundamentals, E84-A, 11, 2001,
M. Natsui, T. Aoki and T. Higuchi

- 419) Pragmatic Method for the Design of Fast Constant-Coefficient Combinational Multipliers,
IEE Proc.-Computers and Digital Techniques-, 148, 6, pp.196-206,
2001,
D. Chen, T. Aoki, N. Homma and T. Higuchi
- 420) A Model for Biomolecular Computing Using Enzyme Transistors,
Interdisciplinary Information Sciences, 7, 2, pp.259-278, 2001,
M. Hiratsuka, T. Aoki and T. Higuchi

2002

- 421) Implementation of Reaction-Diffusion Cellular Automata,
IEEE Trans. on Circuits and Systems-I, 49,1, pp.10-16, 2002,
M. Hiratsuka, T. Aoki, H. Morimitsu and T. Higuchi
- 422) Parallel Evolutionary Design of Constant-Coefficient Multipliers,
IEICE Trans. on Fundamentals, E85-A, 2, pp.508-512, 2002,
D. Chen, T. Aoki, N. Homma and T. Higuchi
- 423) Graph-Based Evolutionary Design of Arithmetic Circuits,
IEEE Trans. on Evolutionary Computation, 6, 1, pp.86-100, 2002,
D. Chen, T. Aoki, N. Homma, T. Terasaki and T. Higuchi
- 424) Graph-Based Individual Representation for Evolutionary Synthesis of Arithmetic Circuits,
Congress on Evolutionary Computation (CEC' 02), pp.1492-1497,
Hawaii, 2002,
N. Homma, T. Aoki and T. Higuchi
- 425) Parallel Evolutionary Graph Generation on a PC Cluster and Its Application to Multiple-Valued Circuit Synthesis,
IEEE Int. Symp. on Multiple-Valued Logic, pp.96-102, Boston, 2002,
M. Natsui, T. Aoki and T. Higuchi

(2002年 8 月26日現在)

