

# Optimization of Power Consumption for the Design of 802.11n MIMO\_OFDM System

**Muthna Jasim Fadhil**

Lecturer, Electrical Engineering Technical College, Middle Technical University (MTU), Baghdad, Iraq

[muthnafadhil@gmail.com](mailto:muthnafadhil@gmail.com)

## Abstract

In modern systems communication, different methods have been improved to change the prior imitative techniques that process communication data with high speed. It is necessary to improve (OFDM) Orthogonal Frequency Division Multiplexing technique because the development in the guideline communication of wireless system which include security data and transmission data reliability. The applications communications of wireless is important to develop in order to optimize the process of communication leads to reduce the level consumption energy of the output level signal. The architecture of VLSI is used to optimize the performance transceiver in 802.11 n OFDM-MIMO systems, this idea concentrate on the design of 6x6 MIMO\_OFDM system in software simulink of MATLAB then using generator system for transfer to code of VHDL and applying in FPGA Xilinx Spartan 3 XC3S200 . The modelsim used to get the simulation while Xilinx power estimator is used to calculate power. The results registered total power consumption about 94mW while compared with previous work was 136mW which means a high reduction of about 30.8% .

**Keywords:** Simulink\_MATLAB, Interference Inter carrier, FPGA ,QAM ,MIMO \_ OFDM System.

## الخلاصة

في انظمة الاتصالات الحديثة توجد طرق مختلفة لتحسين أداء التقنيات السابقة التقليدية والتي تتعلق بمعالجة البيانات المرسله والمستلمة من حيث زيادة سرعة عمليات الارسال والاستلام حيث انه البطئ في هذه العملية يؤدي الى فقدان الكثير من المعلومات المرسله لذا فانه من الضروري تحسين تقنية تعدد الإرسال بتقسيم التردد المتعامد (OFDM) لأنه يعتبر في اولوية النظام اللاسلكي الذي يتضمن بيانات الأمن وموثوقية بيانات الإرسال. تطبيقات الاتصالات اللاسلكية مهم في هذا المجال من أجل تحسين وزيادة سرعة عملية معالجة البيانات والذي يؤدي بدوره بشكل مهم إلى تقليل مستوى استهلاك الطاقة للنظام. أن تصميم وتنفيذ الدوائر المتكاملة باستخدام مصفوفة البوابات المبرمجة (FPGA) جاء لأجل تحسين اداء نظام الارسال والاستلام لل 802.11n في تقسيم التردد المتعامد حيث تم تصميم نظام (OFDM\_MIMO) 6X6 باستخدام المحاكاة في برنامج الماتلاب ومن ثم استخدام لغة البرمجة VHDL لغرض استخدامها في برمجة مصفوفة البوابات المبرمجة (FPGA) حيث تم استخدام نوع Xilinx Spartan 3 XC3S200 وفي النتائج تم الحصول على أقل استهلاك للطاقة الكلية للنظام حيث سجلت 94mW مقارنة مع عمل سابق كانت سجلت 136mW أي قلت كمية الطاقة المستهلكة بنسبة 30.8%.

**الكلمات المفتاحية:-** برنامج ماتلاب ، جهاز ناقل ومترجم للبيانات ، مصفوفة بوابات مبرمجة ، مؤلف،نظام تقسيم الترددات المتعامدة .

## 1.Introduction:

The wireless channel of communication system has three main differences over communication line of wire. First is scale\_small and scale\_large wilt,the second is the obtursion between receiver and transmitter coupling and the third is the movement of user in network. The inherent of wilt, obtursion and movement makes wireless communication design challenge (Jiménez *et.al.*,2011). The design concentrate on the dependability of the needs of connection to alleviate the effect of multipath and wilt. In modern design of wireless concentrate on the gains efficiency of spectral for medium of multipath by means of variety spatial using in MIMO system. The capacity of the link growth linearly at the receiver and transmitter multiple antennas for MIMO\_OFDM system (Bansode *et.al.*,2014). Cancelation of interface, coding

time space, forming beam and diversity spatial all these facility can be used to optimize coverage and quality of the signal. Where the technology of MIMO system use to increase performance of the system, such as efficiency spectral increased, throughput user increased and better encasement. The technique transmission of multicarrier is known as OFDM where a subcarrier rate lower is used to transmit over a number of data stream. The transmission efficient spectrum technology is used for OFDM digital communication of high speed rate. In other way for transmission channel MIMO it is also suitable because capacity system enhancement and interference inter-symbol interaction (Nooshab *et.al.*, 2012 ). The data input transmitted optimal allocated adaptively where between the side of receiver and transmitter formed beams transmission orthogonal of the system. By combination both technique of OFDM with MIMO system get requirements system desired such as environment sight of line non in coverage good ,transmission reliable, efficiency spectral is high and peak rate data also high (Zhou and Giank , 2005) . The designed is analysis error point fixed with processor IFFT/FFT multiplier, Frequency(MHz) ,delay (ns) and Area (slices) all these represent standard parameters of FPGA. The algorithm of Fast Hartley Transform (FHT) employs for this processor. Many FFT algorithms grow for the last decades where the comparison of algorithms with each other over the parameters of such as the number of operations mathematical, time computation and requirements of memory. All the previous researches results proved that FHT is the best algorithm using in FFT and applied in all platforms because the time execution fastest and required small area of memory. In the designed of simulink unit blocks system proposed where the arrangement block modified for the almost unit of MIMO-OFDM and the function subsystem developed also [Nakutis, 2013]. The process architecture MIMO is used to improve timing transmission, the designed system MIMO\_OFDM with simulink 802.11 architecture hardware which implemented of software Xilinx and generator system. The designed system of MIMO\_OFDM 802.11 for model proposed presented in section 3. The designed system of MIMO\_OFDM that power consumption reduced and complexity with work related are represented in Section 4. Paper conclusions presented in section 7.

## 2. SDM MIMO\_OFDM System:


SDM MIMO basic shows in fig.1 for system  $S_R \times S_T$ , let matrix channel denoted by  $Z$ . The corresponding signal received and data multiplexed transmitted represent by  $J = [J_1, J_2, \dots, J_{ST}]^T$  and  $K = [K_1, K_2, \dots, K_{SR}]^T$ , it can be written as the received signal:

$$K = ZJ + H \dots\dots\dots(1)$$

Where  $H = [H_1, H_2, \dots, H_{SR}]^T$  is white Gaussian noise where each  $H_i$  is a process Gaussian independent with mean zero and  $\delta^2$  variance, where  $Z$  is MIMO matrix channel described by:

$$Z = \begin{pmatrix} z_{11} & z_{12} & \dots & z_{1ST} \\ z_{21} & z_{22} & \dots & z_{2ST} \\ \vdots & \vdots & z_{gx} & \vdots \\ z_{SR1} & z_{SR2} & \dots & z_{SRST} \end{pmatrix} \dots\dots\dots(2)$$

Where  $z_{gx}$  is the response channel from antenna transmit  $x^{\text{th}}$  to antenna receive  $g^{\text{th}}$  (Trung *et.al.*, 2014).



**Fig.1:Block Diagram Explain System of SDM MIMO.**

**For signals received detection used matrix weight receive as following:**

$$\hat{J} = [\hat{J}_1, \hat{J}_2, \dots, \hat{J}_{N_t}]^T = X K \dots\dots\dots(3)$$

For the kind of algorithm Fast Hartley Transform (FHT) matrix weight receive can be represented by:  $X_{HY} = (Z^Z Z)^{-1} Z^Z \dots\dots\dots(4)$


For the modulation OFDM the algorithm IFFT used to transform of symbols complex of N group of each antenna to time domain represented by:

$$j(n) = \frac{1}{N} \sum_{y=0}^{N-1} J(y) e^{\frac{j2\pi ny}{N}} \dots\dots\dots(5)$$

While for the demodulation OFDM the algorithm of FFT used to convert received signals in all antenna to frequency domain as module below:

$$J(y) = \sum_{n=0}^{N-1} j(n) \cdot e^{-\frac{j2\pi ny}{N}} \dots\dots\dots(6)$$

Blocks processing design system (Van Perre *et.al.*, 2015; Gangaram and Sankar, 2014), Fig.2 shows baseband blocks processing receiver where subsection explained layer physical WiMAX mobile consisting block each of functionality and foundation algorithmic (FHT). The Matlab used to the modeled system included transmitter and receiver channel beside that FPGA device utilize to implement the system which constraints system real time in MIMO technology due to algorithms layer physical nature intensive bit. Approach design register transfer level (RTL) and code VHDL both are used to apply the algorithms based Matlab. The performance and precision system are co simulated to implement VHDL and model Matlab.



**Fig.2: Architecture processing baseband and acquisition signal.**

### 3. Methodology Design:

The performance of existing system has more level consumption energy so the system proposed concerned with decreasing the amount of consumption energy by reducing the time transmission data also decrease the amount of consumption power by reducing the value ratio of SNR. The level performance system being improved by increasing the speed of process transmission data and reducing level complexity circuit so the architecture 802.11 MIMO\_OFDM used to improve transmission data processing. The architecture software Xilinx is used to implement simulation VLSI hardware , code VHDL conversion and software simulink design. The proposed design contain from main 3 steps simulation Matlab,synthesis and design implementation using VHDL / Verilog all these processes shown in fig.3.Simulink in Matlab important must be before system and VHDL/Verilog design because it provides the foundation to put the parameters required also easily mentioned errors in model hardware. The design system in VHDL / Verilog have several bad thinks such as time design long and simulation difficult so using these facilities applied in FPGA important to cancel all the above worse thinks beside that using FPGA provide one of most necessary parameters that increase processing of transmission data.





Fig 3: Flow chart explain proposal system processing steps.

## 4. Proposed System Design

### 4.1. Transmitter Design:


Transmitter contains of a stream bit as an input,IFFT, mapping constellation, converter serial to parallel and QAM modulator. Transmitter inputs represent by stream bits data to avoid spectrum power signals inputs depending on data transmitted actual so it tend to make sequence input scatter where the sequence bits randomized through scrambler. Space time block coding (STBC) and multiplexing spatial (MS) both methods used to process stream bits data in MIMO operation. Encoder convolution can be used for bits data encoding while bits data twinging and mapping using mapper. Wireless system diversity increases which interleaving through transmission to conservation data from errors burst while plays insertion pilot is role important to avoid inter carrier interference. Signals transform from time domain to frequency domain by using IFFT blocks where the symbol OFDM subsequence of independence and subcarriers orthogonality is protected using interval guard. The proposed system of transmitter part shown in fig.4.



**Fig.4: Transmitter details of system proposed designed.**

#### 4.2. Receiver Design:

The receiver contains from stream bit output, demodulator, conversion from parallel to serial and FFT processing. Coding signal in transmitter methods mentioned how the blocks of receiver is design where the operation of receiver opposite exactly than the transmitter. The receiver contains from 3 main parts unit detection MIMO, FFT processing and synchronization. The eliminating of prefix cyclic symbol when receiving then blocks of FFT convert signal to frequency domain from time domain while an algorithm used to calculate FFT which is for transmitter evaluation. IFFT and FFT are calculated using FHT algorithm while coding VHDL used in Navigator Project Xilinx which is the designed receiver. The operation of subtraction, additions and multiplication complex floating point used IP cores from receiver. The demodulation process after operation of FFT which is used to look up table. Pleiad received used to recover stream bits where receiver separate for tested and design for 4 and 8 points transmitter. ISE simulator used to simulation in synthesizes and analysis timing in kit when code design is ready, fig.5 shows system proposed of receiver part.



**Fig.5: Receiver details of system proposed designed.**

### 5.Simulation and Implementation:

The rate data is the number of bytes data over the time delay where 18 K byte is the size of data usage for the major bits/symbol number transmitting over the total time 0.837ns and rates data up to 1377.3 Mb/sec so for rate data high required QAM order higher. Inter symbol interference (ISI) and noise affected strongly on the scheme when increases bits/symbol number for the other side the model designed MIMO\_OFDM 6x6 required Test power, Schematic RTL,codes VHDL and Test Bench to complete test of proposed system. The ISE Project Navigator used from proposed model which required schematics RTL and codes VHDL where model simulink check the system correctness using simulation test bench. The main model viewed the whole sub models of schematic RTL, fig.6 a,b represent RTL schematic for the proposed system while fig.7 shows simulation waveform of 6x6 MIMO\_OFDM in modelsim.




Fig.6: a: RTL schematic for the proposed system designed.




Fig.6:b: Internal design of RTL schematic.






Fig.7: Simulation waveform for the proposed system.

The FPGA design summary results for 6x6 MIMO\_OFDM system implemented in FPGA Spartan 3 XC3S200 as shown in fig.8.

MIMO6 Project Status				
Project File:	MIMOPr. ise	Current State:	Placed and Routed	
Module Name:	MIMOPr	• Errors:	No Errors	
Target Device:	XC3S200	• Warnings:	<a href="#">1 warnings</a>	
Product Version:	ISE 9.2i	• Updated:	Thu 3 August 01:22:41 2017	
MIMOPr Partition Summary				
Device Utilization Summary				
Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Flip Flops	91	285	32%	
Number of Slice LUTs	88	285	31%	
Logic Distribution				
Number of occupied Slices	94	621	15%	
Number of Slices containing only related logic	6190	7,110	87%	
Number of Slices containing unrelated logic	10	7,110	0%	
Total Number used as Memory	4,267	7,770	55%	
Number used as logic	5,107	28,300	18%	
Number of bonded IOBs	93	382	24%	
Number with un unused Flip Flop	1,160	17,800	7%	
Number of BUFGMUXs	5	30	17%	
Average Fanout of Non-Clock Nets	4.45			

Fig.8: Design summary results of proposed system when implemented and synthesis in FPGA Xilinx Spartan XC3S200.

## 6. Power Determination:

The design parameters which is used in implementation hardware like operation frequency, delay time, consumption power and operation temperature are considerable main parameters that should be take in consideration for chip design while for the consumption power parameter important for the calculation the amount of power in FPGA as the following:

Power consumption in FPGA= Quiescent power + Dynamic power

Dynamic power= FPGA power - Quiescent power

Dynamic power= 94-80=14mW

Power summary :	I(mA)	P(mW)
<b>Total estimated power consumption:</b>		<b>94</b>
<b>Signals:</b>	<b>0</b>	<b>0</b>
<b>Vcco25I</b>	<b>0</b>	<b>0</b>
<b>Outputs I:</b>	<b>0</b>	<b>0</b>
<b>Logic I:</b>	<b>0</b>	<b>0</b>
<b>Inputs I:</b>	<b>0</b>	<b>0</b>
<b>Clocks I:</b>	<b>0</b>	<b>0</b>
<b>Vcco25 2.30V:</b>	<b>0</b>	<b>0</b>
<b>Vccaux 2.40V:</b>	<b>75</b>	<b>203</b>
<b>Vccint 1.30V:</b>	<b>43</b>	<b>52</b>
<b>Quiescent power Vccaux 225V:</b>	<b>67</b>	<b>80</b>
<b>Dynamic power Vccaux 1.3V:</b>	<b>39</b>	<b>14</b>

**Fig.9: Power report in X-power Analyzer for the proposed system**


The X-power analyzer tool is used for analysis power which already programmed in FPGA Xilinx ISE 9.2i where the power report shown in fig.9 registered all the data parameters for the proposed system.

The readings of parameters design results registered with assistance of Generator System Xilinx as in table\_1.

**Table\_1: Comparison of design parameters results from the simulink for multi work.**


Design parameter	work previous [2]	work proposed	Reduction %
Temperature of junction (C°)	28.6	25.3	11.5%
The number using of slices	233	94	59.6%
The number using of flip flop slice	246	91	63%
The number using of LUT's 4 input	162	88	45.6%
Using IOB number	463	93	79.9%
Maximum Period (ns)	5.7	0.837	85.3%
Maximum Frequency (MHz)	175.431	1193.773	85.3%
Rate Data Processing (Mbps)	835.7	1377.3	
Total Power (mW)	136	94	30.8%
Quiescent Power Total (mW)	107	80	25.2%
Dynamic Power Total ( mW)	29	14	51.7%

It can be seen from the above table that all most of design parameters for the proposed system are reduction and specially the main one that related with total consumption power where the reduction is by 30.8% that is due to high reduction in period time about 85.3% beside the important think also high rate data processing improved to reach 1377.3Mb/sec and temperature of junction is little change. Fig.10 shows the above table




**Fig.10: comparison of various design parameters between previous and proposed work.**

comparison between previous and proposed work while fig.11 shows the variation of static and total power with respect to temperature of junction.



**Fig.11: The variation of power Vs temperature of junction.**

The BER performance for hardware design are shown in fig.12 which explain demodulation decision hard with FHT algorithm that comparison different decoding decision( hard, soft and unquantized) decoding the figure explain that unquantized decoding is better BER vs EbNo than the others decoding.



**Fig 12: BER for the Demodulation Decision Hard with FHT algorithm**

## 7. Results& Conclusions:

The transmitter and receiver of 6x6 MIMO\_OFDM design and simulation using MATLAB/ SIMULINK with FHT algorithm interfacing applied on FPGA Xilinx Spartan 3 XC3S200 have VHDL circuit design get less BER results when splitting MIMO\_OFDM. The BER executing changeable depending on the received bits at the receiver side beside that in this design system each behavior components hardware simulate with assist of library that is provided from the tool modeling visual given by the software of MATLAB/SIMULINK. The reduction cover most of design parameters which includes the main one parameter consumption power which is reduced by 23.5% and the chip area is reduced also compare with the previous system while the rate data reaches the highest value registered about 1377.3 Mb/sec. beside highly reduction in all the parameters of FPGA such as slices ,flip flop slices and LUT's 4 input. The design and implementation proposed system on FPGA is superlative than ASIC in terms of syncopation circuit size , area , cheap cost and high speed processing data guide to high reduction in consumption power.

**Referances:**

- Bansode K., Mishra J. and Temrikar H., 2014," Mapping level selective on FPGA used for PAPR reduction of OFDM system in implementation hardware", *IOSR\_JECE journal, ISSN:2278-2834, Volume 7, Issue 1.*
- Gangaram S. and Sankar J. Muthu , 2014,"Wireless Communication 4G interleaver random used for MIMO-OFDM Novel design", *IJRDET journal, Vol.2, Issue3.*
- Jiménez C., Garcya A. and Armada D., 2011,"Measurements channel testbed MIMO-OFDM for WiMAX outdoor-indoor considerations system", *EURASIP Journal on networking and communication wireless, Vol.4, Issue5.*
- Nakutis J., 2013,"System embedded based FPGA for approach measurement consumption current", *IEEE Transaction for measurement and Instrumentation, vol.65, no.6.*
- Nooshab S. , Iqbal M. ,Senior Member,IEEE and Lee Hueng,Member IEEE, 2012, "MIMO\_OFDM system communication for interleaving and coding design and analysis", *IEEE Electronics Consumer on transactions, vol.58, No.3.*
- Trung N.,Thanh N. and Ngoc A., 2014," Implementation and design SDM MIMO-OFDM on FPGA for high speed networks wireless communication", *IJRWS journal ,volume2 ,Issue no.2.*
- Van Perre H., Palkovic D. and Cappele N., 2015," Platform SDR multi-processor for processing baseband MIMO SDM-OFDM FOR 40 MHz mapping", *Conference IEEE for system circuit electronics diagnostic and design workshop, Bratislava.*
- Zhou K. and Giank R., 2005," Channels fading selective-frequency over transmission coded-block time- space carrier", *IEEE theory information transaction vol.49, no.1.*