# Low-Power Dual-Rail Multiple-Valued Current-Mode Logic Circuit Using Multiple Input-Signal Levels 

Takahiro Hanyu, Tsukasa Ike and Michitaka Kameyama<br>Department of Computer and Mathematical Sciences, Graduate School of Information Sciences, Tohoku University<br>Aoba-yama 05, Sendai 980-8579, Japan<br>tiles@kameyama.ecei.tohoku.ac.jp


#### Abstract

A new high-speed and low-power threshold detector is proposed to realize high-performance arithmetic VLSI systems. In a conventional threshold detector with a single supply voltage, the input signal swing of a differen-tial-pair circuit (DPC) is too large, which causes large power dissipation together with a long switching delay. The use of two kinds of supply voltages makes the input signal swing of the DPC small, which results in a lower power dissipation together with a higher switching speed. As a typical example of the proposed multiple-valued current-mode (MVCM) logic circuit, a radix-2 signed-digit full adder is designed by using a 0.35- $\mu \mathrm{m}$ CMOS technology. Its performance is superior to that of a corresponding MVCM logic circuit with a single supply voltage under the same transistor counts.


## 1. Introduction

In the recent deep-submicron VLSI era, low-power circuit design with keeping a high-speed switching capability at a low supply voltage is needed not only for bat-tery-powered portable applications, but also to reduce the power dissipation of dedicated special-purpose VLSI processors because the extra current density in wires may cause temporal or permanent malfunction due to voltage drops or electromigration [1]-[5].

A multiple-valued current-mode (MVCM) integrated circuit based on dual-rail differential logic has a potential advantage to realize a high-speed logic circuit at a low supply voltage, because the use of a differential-pair circuit (DPC) in a threshold detector, which is a key component of the MVCM circuit, make a voltage swing small yet driving capability large [6]. Moreover, when several DPCs are not active in the MVCM logic circuit, the gate voltages of current sources in these corresponding DPCs can be turned off, which makes it possible to achieve a low-power dissipation with keeping a high-speed opera-
tion in the MVCM logic circuit [7].
However, the input voltage swing of a differential-pair circuit (DPC) becomes same as the output voltage swing of a comparator although the input voltage swing of the DPC can be small. Therefore, in the threshold detector with a single supply voltage, the input voltage swing of the DPC becomes too large, which causes large power dissipation together with a long switching delay.

In this paper, a new threshold detector with two supply voltages is proposed. The use of two different supply voltages makes the input voltage swing of the DPC small. As a result, a high-speed and low-power threshold detector can be realized.

As a typical example of high-performance arithmetic circuits based on dual-rail MVCM logic, a signed-digit full adder (SDFA) with multiple supply voltages of 2.0 V and 1.0 V is designed based on a $0.35-\mu \mathrm{m}$ CMOS technology. As a result, the switching delay and the power dissipation can be reduced to $80 \%$ and $58 \%$, respectively, of a corresponding SDFA with a single supply voltage of 2.0 V .

## 2. Model of a High-Performance Multi-ple-Valued Integrated Circuit

In this section, we discuss about the relationship between the power supply and the switching speed of a threshold detector, and about the usefulness of multiple power supplies.

### 2.1 Basic components of a multiple-valued VLSI

Figure 1 shows the basic components of the MVCM logic circuit.

1) Wired-sum circuit: In the MVCM logic circuits, arithmetic summation can be performed by wiring without active devices, so that the resulting arithmetic circuits become simple.

|  | Symbol / Function | Schematic |
| :---: | :---: | :---: |
| Wired-sum circuit |  |  |
| Comparator | $\begin{aligned} & X \circ \xrightarrow{T} \rightarrow y \\ & y= \begin{cases}1 & (\mathrm{X}>\mathrm{T}) \\ 0 & (\mathrm{X}<\mathrm{T})\end{cases} \end{aligned}$ |  |
| Differential-pair circuit (DPC) | $x$ $x^{\prime}$ Y $\mathrm{Y}^{\prime}$ <br> 0 1 0 S <br> 1 0 S 0 |  |
| Current mirror |  |  |
| Current source |  | * $\mathbf{K}<0$ is realized by a pMOS transistor |

Figure 1. MVCM basic components
2) Comparator: A comparator is to compare an input current $I_{X}$ with a threshold current $I_{T}$, and to generate an output voltage $V_{y}$.
3) Differential-pair circuit (DPC): A DPC is to generate a multiple-valued differential-pair output $(0, \mathrm{~S})$ or ( $\mathrm{S}, 0$ ) in accordance with a binary differen-tial-pair input where its function is defined in Figure 1.
4) Current Mirror: A current mirror produces several replicas of an input current. The current mirror also has the function of inverting the current direction.
5) Current Source: A current source can be designed by an enhancement-mode nMOS transistor with the reference voltage $V_{\text {ref }}$. The current level is adjusted by the transistor size.
By the combination of these components, we can design high-performance MVCM logic circuits.

Figure 2 shows a design example of MVCM logic circuits where the outputs $S$ and $S^{\prime}$ are obtained by wired sum of four threshold detector's outputs. Constant values $-2,-1$ and 1 , connected to wired-sum circuits, are to generate 3 -valued dual-rail outputs. The use of an analog adder makes the MVCM logic circuits compact because it can be realized by wiring without active devices. A threshold detector, which consists of three components: a differential-pair circuit (DPC) and two comparators, is a


Figure 2. 3-valued half-adder


Figure 3. Threshold detector
key component to determine the operating speed of dual-rail MVCM logic circuits. In the following section, we discuss about a design of a new threshold detector.

### 2.2 Design of a dual-rail threshold detector with multiple supply voltages

The signal-voltage swing for switching in the dual-rail MVCM logic circuit becomes smaller than that of a conventional circuit with a single-rail input. Consequently, it is important to design a high-speed threshold detector using dual-rail complementary signals.

Figure 3 shows a schematic of a threshold detector including two comparators and a DPC. Assume that the output currents of Y and $\mathrm{Y}^{\prime}$, and the constant current of the current source M3 are $I_{Y}, I_{Y}{ }^{\prime}$ and $I_{K}$, respectively.

When the DPC works correctly, the following condition should be satisfied:

$$
\begin{equation*}
I_{Y}(S R)+I_{Y}{ }^{\prime}(S R)>I_{K} \tag{1}
\end{equation*}
$$

where $I_{Y}(S R)$ and $I_{Y}(S R)$ are $I_{Y}$ and $I_{Y}$ ' when it is supposed that transistors M1 and M2 operate in the saturation region, respectively. Then M1 and M2 operate in the linear region, and $I_{Y}$ and $I_{Y}{ }^{\prime}$ are described as

$$
\begin{align*}
& I_{Y}=\frac{\beta}{2}\left(2\left(V_{G S 1}-V_{T}\right) V_{D S 1}-V_{D S 1}{ }^{2}\right)=f\left(V_{G S 1}\right)  \tag{2}\\
& I_{Y}{ }^{\prime}=\frac{\beta}{2}\left(2\left(V_{G S 2}-V_{T}\right) V_{D S 2}-V_{D S 2}{ }^{2}\right)=f\left(V_{G S 2}\right) .
\end{align*}
$$

Since the drain-to-source voltage $V_{D S 3}$ of the transistor M3 is increased so as to satisfy the following condition:

$$
\begin{equation*}
I_{Y}+I_{Y}{ }^{\prime}=I_{K} . \tag{3}
\end{equation*}
$$

The input voltage swing $V_{D P C}$ of the DPC

$$
\begin{equation*}
V_{D P C}=\left|V_{G S 1}-V_{G S 2}\right| \tag{4}
\end{equation*}
$$

must be given by using Eq. (2) as

$$
\begin{equation*}
\left|f\left(V_{G S 1}\right)-f\left(V_{G S 2}\right)\right|=I_{K} . \tag{5}
\end{equation*}
$$

In a dual-rail MVCM logic circuit under a $0.35 \mu \mathrm{~m}$ CMOS technology, $V_{D P C}$ becomes about 0.3 V .

(a) Schematic

(b) Input-output characteristic

Figure 4. Comparator using a single power supply

Figure 4 shows a circuit diagram and a DC characteristic of a comparator. As shown in Figure 4 (b), the input
voltage swing $V_{C M P}$ is much larger than $V_{D P C}$ in case of a single supply voltage, the operating region of $V_{C M P}$ are not compatible with that of $V_{D P C}$, which causes larger switching delay together with larger power dissipation of the threshold detector.

(a) Schematic

(b) Input-output characteristic

Figure 5. Schematic of the proposed comparator

Figure 5 shows a circuit diagram and a DC characteristic of a new threshold detector. When the supply voltage $V_{\mathrm{SS}}$ in the comparator is set to more than the ground level, the operating region of $V_{D P C}$ becomes adjusted in the middle of $V_{C M P}$. In fact, when $V_{\mathrm{DD}}=2 \mathrm{~V}, V_{\mathrm{SS} 1}=0 \mathrm{~V}$ and $V_{\mathrm{SS} 2}=1 \mathrm{~V}$ in the proposed threshold detector shown in Figure 6 and Table 1, its switching delay and its power dissipation are reduced to $75 \%$ and $77 \%$, respectively, in comparison with those of a corresponding threshold detector with a single supply voltage.

## 3. Design and Evaluation of an Arithmetic Circuit

As a typical application of the proposed MVCM logic circuits, a signed-digit full adder (SDFA) [8] is designed and evaluated.

### 3.1 Radix-2 SD addition algorithm



Figure 6. Proposed threshold detector $(T=3.5)$

The radix-2 SD number representation using a symmetrical digit set $\{-1,0,1\}$ is defined as follows:

$$
\begin{equation*}
\mathbf{X}=\left(X_{n-1} \cdots X_{1} X_{0}\right)=\sum_{i=0}^{n-1} X_{i} \cdot 2^{i} \tag{6}
\end{equation*}
$$

where $X_{i} \in\{-1,0,1\}$. The redundancy allows totally parallel arithmetic operations. The addition of two numbers, $\mathbf{X}=\left(X_{n-1} \cdots X_{1} X_{0}\right)$ and $\mathbf{Y}=\left(Y_{n-1} \cdots Y_{1} Y_{0}\right)$ is performed by three successive steps in each digit as

$$
\begin{gather*}
Z_{i}=X_{i}+Y_{i}  \tag{7}\\
2 C_{i}+W_{i}=Z_{i}  \tag{8}\\
S_{i}=W_{i}+C_{i-1} \tag{9}
\end{gather*}
$$

where the arithmetic sum $\mathbf{Z}=\left(Z_{n-1} \cdots Z_{1} Z_{0}\right)$, the intermediate sum $\mathbf{W}=\left(W_{n-1} \cdots W_{1} W_{0}\right)$, the carry $\mathbf{C}=\left(C_{n-1} \cdots C_{1} C_{0}\right)$ and the final sum $\mathbf{S}=\left(S_{n} \cdots S_{1} S_{0}\right)$ are $Z_{i} \in\{-2,-1,0,1,2\}$, $W_{i} \in\{-1,0,1\}, C_{i} \in\{-1,0,1\}$ and $S_{i} \in\{-1,0,1\}$, respectively.

To retain the final sum $S_{i}$ within the set $\{-1,0,1\}, C_{i}$ and $W_{i}$ are determined by $Z_{i-1}$ together with $Z_{i}$ as follows:

Table 1. Comparison of two TDs ( $\mathrm{T}=3.5$ )

|  | Conventional | Proposed |
| :---: | :---: | :---: |
| Supply voltage <br> (Output generator) | 2.0 V | 2.0 V |
| Supply voltage <br> (Comparator) | 2.0 V | $\mathbf{1 . 0 ~ V}$ |
| Delay | 2.22 ns | $\mathbf{1 . 6 7} \mathbf{~ n s}$ |
| Power <br> dissipation | $160 \mu \mathrm{~W}$ | $\mathbf{1 2 4} \boldsymbol{\mu W}$ |

$$
\begin{cases}C_{i}=1, W_{i}=0 & \text { if } Z_{i}=2  \tag{10}\\ C_{i}=1, W_{i}=-1 & \text { if } Z_{i}=1 \text { and } Z_{i-1} \geq 1 \\ C_{i}=0, W_{i}=1 & \text { if } Z_{i}=1 \text { and } Z_{i-1}<1 \\ C_{i}=0, W_{i}=0 & \text { if } Z_{i}=0 \\ C_{i}=0, W_{i}=-1 & \text { if } Z_{i}=-1 \text { and } Z_{i-1} \geq 1 \\ C_{i}=-1, W_{i}=1 & \text { if } Z_{i}=-1 \text { and } Z_{i-1}<1 \\ C_{i}=-1, W_{i}=0 & \text { if } Z_{i}=-2 .\end{cases}
$$

The final sum is independent of the word length $n$ because the carry-propagation chain is limited to one digit to left. Therefore the addition speed of the SD adder is higher than that of ordinary binary adders [9].

### 3.2 Design of a high-performance SDFA



Figure 7. Radix-2 SD adder

The radix-2 SD adder can be designed using SDFAs as shown in Figure 7. In the dual-rail MVCM logic circuits, each digit of the SD numbers corresponds to a pair of complementary current signals. The arithmetic summation of Eqs. (7) and (9) can be obtained by wiring without active devices. The operation of Eq. (8) is performed with an SD full adder (SDFA). The control signals $e_{i}$ and $e_{i}$ 'are used to detect the conditions of $Z_{i-1} \geq 1$ and $Z_{i-1}<1$ in Eq. (10).


Figure 8. Block diagram of an SDFA

Figure 8 shows a block diagram of a radix-2 SDFA using dual-rail MVCM logic circuit. An input-level detector is to compare 5 -valued input with four reference currents and to generate four binary voltage outputs. An intermediate sum generator and a carry generator produce a pair of intermediate sum outputs and a pair of carry outputs, respectively, using the outputs of the input-value detector.


Figure 9. Schematic of the proposed input-value detector

Figure 9 shows a schematic of the proposed in-put-value detector where $V_{a}, V_{b}, V_{c}$ and $V_{d}$ are four outputs of comparators, respectively. The circuit structure
except two additional supply voltages $V_{\mathrm{SS} 2}$ and $V_{\text {ref2 }}$ is same as a corresponding MVCM circuit with a single supply voltage, which results in a high-speed switching and a low-power dissipation with less hardware overhead.

### 3.3 Evaluation

Table 2 summarizes the performance of the proposed SDFA together with those of a conventional SDFA by HSPICE simulation under a $0.35-\mu \mathrm{m}$ CMOS technology. In the proposed dual-rail MVCM SDFA, the supply voltage of two input-value detectors, whose power dissipation is over $70 \%$ of total power dissipation, becomes half of the conventional SDFA. As a result, in the proposed dual-rail MVCM SDFA, the power dissipation can be reduced to $58 \%$ as well as the switching delay to $80 \%$ of a conventional dual-rail MVCM SDFA.

Table 2. Comparison of dual-rail MVCM SDFAs

|  | Conventional <br> SDFA | Proposed <br> SDFA |
| :---: | :---: | :---: |
| Supply voltage <br> (Comparator) | 2.0 V | 2.0 V |
| Supply voltage <br> (Output generator) | 2.0 V | $\mathbf{1 . 0} \mathrm{~V}$ |
| Delay | 4.0 ns | $\mathbf{3 . 2} \mathbf{~ n s}$ |
| Power <br> dissipation | $363 \mu \mathrm{~W}$ | $\mathbf{2 1 2} \boldsymbol{\mu W}$ |

## 4. Conclusion

A new threshold detector using multiple supply voltage has been proposed to achieve both high-performance and low-power dissipation in the MVCM logic circuit. The use of two different supply voltages makes the output voltage swing in the comparators small, which results in a high-speed switching. Since this additional supply voltage is lower than the conventional one, total power dissipation can be greatly reduced. In fact, the performance of the proposed SDFA is superior to that of a corresponding MVCM circuit using a single supply voltage.

As a future prospect, it is also important to evaluate the efficiency of the MVCM circuits with multiple supply voltages in practical arithmetic VLSI processors.

## References

[1] W. Nebel and J. Mermet: "Low Power Design in Deep Submicron Electronics," Kluwer Academic Publishers, Dortrecht, 1997.
[2] A. Bellaouar and M. I. Elmasry: "Low-Power Digital De-
sign: Circuits and Systems," Kluwer Academic Publishers, Boston, 1995.
[3] H. Iwai: "CMOS Technology - Year 2010 and Beyond," IEEE J. Solid-State Circuits, Vol.34, No.3, pp-357-366, Mar. 1999.
[4] S.Malhi and P.Chatterjee: "1-V Microsystems - Scaling on Schedule for Personal Communications," IEEE Circuits and Devices, 10, 2, pp.13-17, 1994.
[5] Foty and E.J.Nowak: "MOSFET Technology for Low-Voltage/Low-Power Applications," IEEE Micro, 14, 3, pp.68-76, 1994.
[6] T. Hanyu and M. Kameyama, "A 200 MHz Pipelined Multiplier Using 1.5 V -Supply Multiple-Valued MOS Cur-rent-Mode Circuits with Dual-Rail Source-Coupled Logic," IEEE J. Solid-State Circuits, Vol.30, No.11, pp.1239-1245, Nov. 1995.
[7] T. Hanyu, S. Kazama and M. Kameyama, "Design and Implementation of a Low-Power Multiple-Valued Cur-rent-Mode Integrated Circuit with Current-Source Control," IEICE Trans. Electron., Vol. E80-C, No.7, pp.941-947, July 1997.
[8] T. Higuchi and M. Kameyama: "Multiple-Valued Digital Processing System," Shokodo Co. Ltd., Tokyo, 1989 (in Japanese).
[9] A. Avizienis, "Signed-Digit Number Representations for Fast Parallel Arithmetic," IRE Trans. Electron. Computers, Vol. EC-10, pp.389-400, Sep. 1961.

