# DRAM-Cell-Based Multiple-Valued Logic-in-Memory VLSI with Charge Addition and Charge Storage 

Takahiro Hanyu, Hiromitsu Kimura and Michitaka Kameyama<br>Graduate School of Information Sciences<br>Tohoku University<br>Aoba-yama 05, Sendai 980-8579, Japan<br>E-mail : kimura@kameyama.ecei.tohoku.ac.jp


#### Abstract

multiple-valued logic-in-memory VLSI with fast reprogrammability is proposed to realize transfer-bottle-neck-free VLSI systems. A basic component, in which a dynamic storage function and a multiple-valued thresh-old-literal function are merged, can be simply implemented by charge addition and charge storage with a DRAM-cell-based circuit structure. Any logic circuits with multiple-valued inputs and binary outputs can be realized by the combination of the basic components and logic-value conversion. As a typical example, a fully parallel magnitude comparator between three-valued input and stored words is designed by using the proposed logic-in-memory VLSI architecture. Its performance is superior to that of a corresponding binary implementation by using HSPICE simulation under a 0.5 - $\mu \mathrm{m}$ CMOS technology.


## 1. Introduction

Due to rapid technology scaling, technology generations in the deep submicron regime give us the capability to realize a giga-scaled system-on-a-chip, while accelerating the evolution of chip density causes a communication bottleneck between memories and logic modules [1],[2]. A logic_in-memory structure, where storage functions are distributed over a logic-circuit plane, is one of the key technologies to solve the above interconnection problems [3]. A circuit-level multiple-valued logic-in-memory VLSI architecture using floating-gate MOS transistors or ferroelectric devices has been proposed to realize highly parallel VLSI systems with a single-instruction multiple-data stream such as contentaddressable memories [4]-[7]. However, it has been difficult to solve the trade-off between fast reprogrammability and non-volatility without special devices except MOS transistors.

In this paper, a new multiple-valued logic-in-memory VLSI is proposed to realize high-performance combinational circuits with multiple-valued external and stored
inputs. One of the basic components in the proposed logic-in-memory VLSI is a 'functional pass gate' which is used to perform a one-digit multiple-valued threshold operation [8] and a pass-switch function together with a dynamic data storage. A DRAM-cell circuit structure $[9],[10]$ is embedded in the functional pass gate so that multiple-valued data can be dynamically stored by charge. Since the addition of charge is realized by using capacitor coupling, a multi-level threshold operation between external input data and stored data can be performed by using the combination of a capacitor and a floating-gate MOS transistor whose threshold voltage is programmable.

As a result, the use of charge addition and charge storage due to a DRAM-cell circuit structure makes the functional pass gate compact. In addition to a threshold literal, three other basic operations, such as AND (series connection of functional pass gates), OR (parallel connection of functional pass gates), and logic-value conversion are used to design arbitrary switching functions.

As a typical example of the proposed logic-in-memory VLSI, an $n$-digit three-valued magnitude comparator is realized. The use of the functional pass gate makes it possible to perform threshold operations in wordparallel and digit-parallel schemes with $4(2 n-1)$ transistors. The refresh operation for stored data has been performed in digit-parallel and word-serial schemes by using multi-level sense amplifiers, whose circuit structure is almost same as [8]. As a result, it is demonstrated by HSPICE simulation under a $0.5-\mu \mathrm{m}$ CMOS technology that the performance of the proposed circuit is about 3.5 -times faster than that of a corresponding binary implementation.

## 2. Model of a multiple-valued logic-inmemory VLSI

Figure 1 shows a general structure of a combinational logic circuit. It has two kinds of R-valued in-


Fig. 1: Combinational logic-circuit model.


Fig. 2: Schematic of a functional pass gate. (a) Truth table, (b) Threshold literal $T_{0}(x)$, and (c) Block diagram of $T_{y}(x)$.
puts, S (n-digit external inputs) and $B$ (n-digit internal (stored) inputs), and binary outputs, $Z$ (m-bit externaloutputs), where $s_{j}, b_{j} \in\{0,1, \cdots, R-1\}(1 \leq$ $j \leq n)$ and $z_{i} \in\{0,1\}(1 \leq i \leq m)$. In the following description, this type of a combinational logic circuit model is discussed.

### 2.1 Basic components

In the proposed multiple-valued logic-in-memory VLSI architecture, an R-valued-input binary-output logic function is represented by using four kinds of basic operations, AND, OR, a threshold literal and a logic-value conversion (LVC)

A threshold literal is a logic function with two variables $x$ and $y$, which is defined as

$$
T_{y}(x)= \begin{cases}1 & \text { if } x>y  \tag{1}\\ 0 & \text { otherwise }\end{cases}
$$

where $\mathrm{x} \in\{0,1, \cdots, R-1\}$ and $\mathrm{y} \in\{-1,0, \cdots, R-1\}$. For example, Figure $2(a)$ shows the truth table of the three-valued threshold literal and Figure 2(b) shows $T_{0}(x)$. The transistor Ml is a pass gate as shown in


Fig. 3: General structure.

Figure 2(c), whose function is represented as

$$
Z_{2}= \begin{cases}Z 1 & \text { if } T_{y}(x)=1  \tag{2}\\ \phi & \text { otherwise }\end{cases}
$$

where the symbol $\phi$ is a high impedance state of MI.
An LVC is the permutation of a multiple-valued input, where an R-valued input is transformed into an arbitrary R-valued output. The LVC of the input $s$ is represented as $\mathrm{p}(\mathrm{s})=<p_{0}, \mathrm{pi}, \quad, p_{R-1}>$ and its output x is defined as

$$
x=p\left(\left\{\begin{array}{ll}
p 0 & \text { if } s=0  \tag{3}\\
p_{1} & \text { if } s=1 \\
\vdots & \vdots \\
p_{R-1} & \text { if } s=R-1
\end{array}\right.\right.
$$

where $p_{i} \in\{-1,0, \cdots, R-1\}, x, s \in\{0,1, \cdots, R-1\}$. An arbitrary combinational logic circuit with two $R$ valued inputs $s$ and b , and a binary output $z$ is designed by using threshold literals, pass-switch functions and LVCs. Figure 3 shows a general structure of a logic circuit with two threevalued inputs and a binary output. In this structure, a stored input b is transformed into three inputs, $y_{1}, y_{2}$ and $y_{3}$, which are distributed over three storage elements in $T L\left(y_{1}\right), T L\left(y_{2}\right)$ and $T L\left(y_{3}\right)$, respectively. An external input $s$ is also transformed into $x_{2}$ by using $p_{0}(s)$. The three threshold operations between $x_{i}$ and $y_{i}$ are performed by $T L\left(y_{i}\right)$. Consequently, the output $z$ is represented as

$$
\begin{equation*}
z=\left(T_{y_{1}}(s) \wedge T_{y_{2}}\left(x_{2}\right)\right) \vee T_{y_{3}}(s) \tag{4}
\end{equation*}
$$

where $\wedge$ and V indicate AND and OR operations, respectively. AND and OR operations are realized by using series and parallel connections of pass transistors, respectively.

Figure 4 shows a design example of logic circuit shown in Figure 3, where its specification is given by Figure 4 (a). When the storage input $b$ is fixed to $a$ logic value " 0 ", the output $z$ is represented as shown in Figure 4 (b), where three threshold literals $T_{y_{1}}(x i)$,


(c)

Fig. 4: Design example. (a) Specification, (b) Relationship between $s$ and $b$ when $b=0$, and (c) Combination of threshold literals.
$T_{y_{2}}\left(x_{2}\right)$ and $T_{y_{3}}\left(x_{3}\right)$ are given as shown in Figure 4(c). According to the condition of $b=0, y_{1}, y_{2}$ and $y_{3}$ are set to $-1,1$ and 1 by three LVCs, $p_{1}(b), p_{2}(b)$ and $p_{3}(b)$. As with $b=0, y_{1}, y_{2}$ and $y_{3}$ which correspond to $b=1$ or $b=2$ are determined by LVCs as shown in Figure 4(c). C oncequently, the conbinational logic circuit which realize Figure $4(\mathrm{a})$ is designed by three threshold literals and three LVCs which is defined as

$$
\begin{aligned}
& \left.y_{1}=p_{1}(b)=<-1,0,0\right\rangle \\
& \left.y_{2}=p_{2}(b)=<1,0,-1\right\rangle \\
& y_{3}=p_{3}(b)=<1,2,2>
\end{aligned}
$$

respectively.

### 2.2 Design of a functional pass gate

The threshold literal $T_{0}(x)$ whose threshold voltage is fixed to a logic value " 0 " is realized by using a single floating-gate MOS transistor. Since $T_{y}(x)$ in Eq.( 1) can be rewritten as

$$
\begin{equation*}
T_{y}(x)=T_{0}(x \quad y) \tag{5}
\end{equation*}
$$

a functional pass gate can be designed by using four components, an R-valued storage function, the subtraction $(x-\mathrm{y})$, the threshold literal $T_{0}(x-\mathrm{y})$ and a pass-switch function as shown in Figure 5(a). An $R$ valued storage function and the subtraction $\left(\begin{array}{ll}x & y\end{array}\right)$ is realized by charge storage and charge addition, respectively, with a DRAM-cell-based circuit structure. The


Fig. 5: Functional pass gate. (a) Block diagram, and (b) Circuit diagram.
threshold literal $T_{0}(x-y)$ can be merged into a passswitch function by using a single floating-gate MOS transistor. Consequently, a functional pass gate is designed as shown in Figure 5(b). It consists of a floatinggate MOS transistor $\mathrm{M}_{1}$, two access transistors, $\mathrm{M}_{2}$ and $\mathrm{M}_{3}$ and a capacitor $C_{S}$.

The transistor $\mathrm{M}_{2}$ is turned ON by driving the word line WL after the bit line $\mathrm{BL}_{1}$ is driven by $V_{x}$. Then, $V_{A}$ is determined as

$$
\begin{equation*}
V_{A}=\frac{C_{S}}{\mathrm{CO}+C_{S}} V_{x}-\frac{Q_{s}}{\mathrm{CO}+C_{S}} \tag{6}
\end{equation*}
$$

where $C_{0}$ is the stray capacitance between the substrate and the point A , and the voltage $V_{x}$ corresponds to $x$. The electronic charge $Q_{s}$ is represented as

$$
\begin{equation*}
Q_{s}=C_{S} \cdot V_{y} \tag{7}
\end{equation*}
$$

where the voltage $V_{y}$ corresponds to y . In the case of $C_{0} \ll C_{S}$, Eq.(6) is approximately described as

$$
\begin{equation*}
V_{A} \simeq V_{x}-V_{y} . \tag{8}
\end{equation*}
$$

Now, assume that $V_{x}$ and $V_{y}$ are represented as

$$
\begin{align*}
V_{x} & =V_{t h}+(x+0.5) \Delta V  \tag{9}\\
V_{y} & =(y+1) \Delta V \tag{10}
\end{align*}
$$

where $\Delta V$ is a unit voltage, $x=\{0,1, R \quad 1\}$ and $\mathrm{y}=\{-1,0, \cdots, R \quad 1\}$. Then, $V_{A}$ is given as

$$
V_{A} \simeq V_{t h}+\left(\begin{array}{lll}
x & y & 0.5 \tag{11}
\end{array}\right) \Delta V_{y}
$$

by substituting Eqs.(9) and (10) into Eq.(8). Consequently, it is clear in Eq.( 11) that the basic operations of a function pass gate can be performed by using the proposed circuit as shown in Figure 5(b).

It is obvious that $V_{A}$ is always greater than or equal to GND because of eliminating the drain junction leakage at the point A. Therefore, $V_{x}$ must be greater than or equal to $V_{y}$. That is, the relationship between $V_{t h}$ and $\Delta V$ must satisfy the following equation:

$$
\begin{equation*}
\frac{V_{t h}}{R-O .5} \geq \Delta V_{y} \tag{12}
\end{equation*}
$$

Table 1: Relationship between logic values and voltage levels.

| Logic value: x | 0 |  |  | 1 |
| :---: | :---: | :---: | :---: | :---: |

For example, $V_{x}$ and $V_{y}$ are given by Table 1 in the case of $V_{t h}=2.0 \mathrm{~V}$. The initial threshold voltage $V_{t h}$ can be established by using an ion implantation technique[II].

## 3. Read/write operations in the refresh cycle

It is important to realize read/write operations as the refresh cycle in the presented DRAM-cell-based hardware. In the following subsection, the basic behavior of the read/ write operations and its HSPICE simulation are discussed.

### 3.1 Basic behavior

A three-valued stored data in each functional pass gate is updated in the refresh cycle, where a four-level sensing and a restore operation are required as read/ write operations. Figure 6 shows the four-level sense amplifier which consists of two sense amplifier, SA1 and SA2, and three reference capacitor, $\mathrm{C}_{R F 1}$ and two $\mathrm{C}_{R F 2}$. $\mathrm{BL}_{1}$ is divided into $\mathrm{BL}_{1 A}$ and $\mathrm{BL}_{1 B}$ which correspond to $B L_{1}$ of Section-A and Section-B, respectively. Similarly, $\mathrm{BL}_{2}$ is also divided into $\mathrm{BL}_{2 A}$ and $\mathrm{BL}_{2 B}$.

The read operation includes four steps, the pre-charge scheme, the data read scheme and two sensing schemes as shown Figure 7. In the precharge scheme, $\phi_{3}$ is set high, and $\mathrm{BL}_{1}$ and $\mathrm{BL}_{2}$ are precharged to the half level of maximum- $\&, V_{h f}$. When the voltage level of $V_{y}$ is given by Table 1, $V_{h f}$ becomes 1.2 V . In the data read scheme, WL is selected and $\mathrm{M}_{2}$ is turned ON. When the charge stored on $C_{S}$ is transferred to $\mathrm{BL}_{1}$, the voltage on $\mathrm{BL}_{1}$ is represented as

$$
\begin{align*}
V_{B L_{1 A}}=V_{B L_{1 B}}= & V_{h f}+C \Delta V(y-1 / 2)  \tag{13}\\
& \left(\mathbf{c}=\frac{C_{S}}{3 C_{B}+C_{S}}\right)
\end{align*}
$$

where $y \in\{-1,0,1,2\}, C_{B}$ is the parasitic capacitance on the bit line and $V_{B L_{1 A}}$ and $V_{B L_{2 A}}$ are the voltage on $\mathrm{BL}_{1 A}$ and $\mathrm{BL}_{2 A}$, respectively. Then, $\phi_{3}$ is set to GND and $\mathrm{BL}_{1 A}$ and $\mathrm{BL}_{1 B}$ are isolated. In the first sensing scheme, SA1 is activated, and $V_{B L_{1 A}}$ is sensed using


Fig. 6: Multi-level sense amplifier.


Fig. 7: Timing diagram of a read operation.
$V_{h f}$. Then, $\phi_{1}$ is set to high and the capacitor $C_{R F 1}$ is connected to $\mathrm{BL}_{1 A} . C_{R F 1}$ is charged to maximum-\& or GND depending on the voltage level $V_{B L_{A 1}}$, where $C_{R F 1}$ and $C_{R F 2}$ are represented as

$$
\begin{equation*}
C_{R F 1}=2 / 9 \cdot C_{S}, \quad \text { and } \quad C_{R F 2}=1 / 9 C_{S} \tag{14}
\end{equation*}
$$

respectively.
In the second sensing scheme, $\phi_{1}$ is set to GND and $\phi_{2}$ is set to high. The charge on $C_{R F 1}$ generates the second reference voltage, $V_{R E F 2}$ or $V_{R E F 3}$, on $\mathrm{BL}_{2 B}$ which is represented as

$$
\begin{align*}
\mathbf{V}_{R E F i} & =V_{h f}+\frac{2 / 9 C_{S}}{C_{D}+1 / 3 C_{S}}\left(V_{B L_{1 A}}\right.  \tag{hf}\\
& =V_{h f} \pm C \Delta V
\end{align*}
$$

Figure 8 shows the relationship between the voltage on $B L_{1}$ corresponding to the stored charge on $\mathrm{C}_{S}$ and each reference voltage $V_{R E F i}$. Then, SA2 is activated and $V_{B L_{1 B}}$ is sensed using $V_{R E F 2}$ or $V_{R E F 3}$ and $V_{B L_{1 A}}$


Fig. 8: Relationship between the voltage on $\mathrm{BL}_{1}$ after the data read scheme and the reference voltage $V_{R E F i}$.

Table 2: Stored data transition after sensing.

| Data | Vy | Valis alter sensing. | $\begin{aligned} & \text { VBuas, } \\ & \text { effer serning } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| -1 | 0 | GND | GND |
| 0 | $\Delta V$ | GND | $3 \Delta V$ |
| 1 | $2 \Delta V$ | $3 \Delta V$ | GND |
| 2 | $3 \Delta V$ | $3 \Delta V$ | $3 \Delta V$ |
| $\Delta \mathrm{V}=0.80 \mathrm{~V}$ |  |  |  |

becomes maximum-\& or GND depending on the stored data. Consequently, the four-level stored charge on $C_{B}$ is sensed by using two sense amplifier, SA1 and SA2 with time-sharing sensing scheme. The restore operation is performed by using the charge-sharing restore scheme[II]. $V_{B L_{1 A}}$ and $V_{B L_{1 B}}$ after sensing scheme is represented as Table 2 depending on the stored data. The capacitance ratio between Section-A and SectionB is two. Therefore, the charge on the $B L_{1}$ of Section-A and Section-B are combined after $\phi_{3}$ is set high, and the restore level is generated, where the restore level is represented as

$$
\begin{equation*}
V_{B L}=V_{B L_{1 B}}+\frac{2}{3}\left(V_{B L_{1 A}}-V_{B L_{1 B}}\right) \tag{16}
\end{equation*}
$$

### 3.2 HSPICE simulation

Figure 9 shows the simulation result of the threshold operation and read/ write operations when $x=1$ and $\mathrm{y}=0$. In the threshold operation, 3.2 V corre sponding to $x=1$ is supplied to $\mathrm{BL}_{1}$. In this situation, floating-gate-MOS transistor is turned ON and ML is discharged because $x$ is greater than y . The stored voltage on $\mathrm{C}_{S}$ is retained during the threshold operation. In the read/ write operation, the stored voltage is read out to the $\mathrm{BL}_{1}$ of Section-A and Section-B. Then, SA1 is activated, and $V_{B L_{1 A}}$ falls to GND. After first sensing scheme, the reference capacitor $\mathrm{C}_{R E F 1}$ is charged by $V_{B L_{1 A}}$, and the reference level $V_{R E F 3}$ for SA 2 is generated on $V_{B L_{2 B}}$. Simultaneously, SA2 is activated,


Fig. 9: Simulation result.
and $V_{B L_{1 B}}$ rises up to maximum- $V_{y}$ Finally, $\mathrm{BL}_{1 A}$ and $\mathrm{BL}_{1 B}$ are connected, and the restore level $\Delta V, 0.80 \mathrm{~V}$ is generated on $\mathrm{BL}_{1}$.

## 4. Design example

Figure 10 shows an overall structure of a magnitude comparator with two kinds of three-valued input words, S(an n-digit external input word) and $B_{i}$ (an ith $n$ digit stored input word), and generates a binary output word, $Z$ ( $m$-bit output) as its comparison result. In the case of three-valued encoding, an input word $S$ and the ith stored word $B_{i}$ are expressed as

$$
\begin{align*}
S & =\sum_{j=1}^{n} 3^{n-j} \cdot s_{j}  \tag{17}\\
B_{i} & =\sum_{j=1}^{n} 3^{n-j} \cdot b_{i j} \tag{18}
\end{align*}
$$

where $s_{j}$ and $b_{i j}(1 \leq j \leq n)$ indicate the jth digits of S and $\dot{B}_{i}$, respectively, and $s_{j}, b_{i j} \in\{0,1,2\} . s_{1}$ and $b_{i 1}$ are the most significant digits, and $s_{n}$ and $b_{i n}$ are the least significant digits, respectively. The magnitude comparison between S and $B_{i}$ is defined as

$$
G\left(S, B_{i}\right)= \begin{cases}1 & \text { if } \mathrm{S}>B_{i}  \tag{19}\\ 0 & \text { otherwise }\end{cases}
$$

The ith binary output $z_{i} \in Z$ is equal to $G\left(S, B_{i}\right)$
In the following subsection, a hardware algorithm of the magnitude comparison, and its circuit design are discussed.


Fig. 10: Overall structure of the three-valued magnitude comparator.


Fig. 11: Truth tables of $g_{j}\left(s_{j}, b_{i j}\right)$ and $g e_{j}\left(s_{j}, b_{i j}\right)$

### 4.1 Hardware algorithm

The magnitude comparison $G\left(S, B_{i}\right)$ is represented by two kinds of threshold operations for each digit. One is the greater-than search operation, $g_{j}$, and the other is the greater-than or equal-to search operation, $g e_{j}$, between $s_{j}$ and $b_{i j}$. These operations are defined as

$$
\begin{align*}
g_{j}\left(s_{j}, b_{i j}\right) & = \begin{cases}1 & \text { if } s_{j}>b_{i j} \\
0 & \text { otherwise }\end{cases}  \tag{20}\\
g e_{j}\left(s_{j}, b_{i j}\right) & = \begin{cases}1 & \text { if } s_{j} \geq b_{i j} \\
0 & \text { otherwise. }\end{cases} \tag{21}
\end{align*}
$$

For example, let's consider the magnitude comparison between three-valued three-digit words, S and $B$ as

$$
\begin{gathered}
\mathrm{s}=\left(s_{1} s_{2} s_{3}\right)=(211) \\
\mathrm{B}=\left(b_{1} b_{2} b_{3}\right)=(210) .
\end{gathered}
$$

If $B$ is greater than $\mathbf{S}$, then one of the following conditions:
(a) $g_{1}=1$
(b) $g e_{1} \wedge g_{2}=1$
(c) $g e_{1} \wedge g e_{2} \wedge g_{3}=1$
must be at least satisfied. In this example, the above condition (c) is satisfied because of $\left(s_{1}=b_{1}\right),\left(s_{2}=b_{2}\right)$ and $\left(s_{3}<b_{3}\right)$.

In general, the magnitude comparison between $n$ digit words can be represented by using $g_{j}$ and $g e_{j}$ as

$$
G\left(S, B_{i}\right)=g_{1} \vee\left(g e_{1} \wedge g_{2}\right) \vee\left(\text { gel A } g e_{2} \mathrm{~A} g_{3}\right)
$$



Fig. 12: Word circuit for an n-digit magnitude comparison

$$
\begin{equation*}
\mathbf{V}\left(\text { gel } \mathbf{A} g e_{2} \mathbf{A} \mathbf{A} g e_{n-1} \mathbf{A} g_{n}\right) \tag{22}
\end{equation*}
$$

where symbol V and $\wedge$ indicate binary logic operations, OR and AND, respectively. Eq.(24) is also transformed into

$$
\begin{align*}
G\left(S, B_{i}\right) & =g_{1} \vee \text { gel } \mathbf{A}\left(g_{2} \vee g e_{2} \mathbf{A}( \right. \\
& \left.\left.\cdots\left(g_{n-1} \vee g e_{n-1} \vee g_{n}\right) \cdots\right)\right) \tag{23}
\end{align*}
$$

Therefore, $G\left(S, B_{i}\right)$ can be designed by using four operations, $g_{j}, g e_{j}$, AND and OR.

### 4.2 Design of an n-digit magnitude comparator

An n-digit magnitude comparator given by Eq.(23) can be designed by using the proposed logic-in-memory VLAI architecture. The truth tables of $g_{j}\left(s_{j}, b_{i j}\right)$ and $g e_{j}\left(s_{j}, b_{i j}\right)$ are represented by Figure 11. The function of $g_{j}\left(s_{j}, b_{i j}\right)$ is realized by using functional pass gates and LVCs which are defined as

$$
\begin{align*}
x=p_{g}\left(s_{j}\right) & =<0,1,2\rangle  \tag{24}\\
y=p_{g}\left(b_{i j}\right) & =<0,1,2\rangle \tag{25}
\end{align*}
$$

where p ,(s) and p ,(b) are LVCs for $s_{j}$ and $b_{i j}$, respectively. Similarly, LVCs corresponding to $g e_{j}\left(s_{j}, b_{i j}\right)$ are defined as

$$
\begin{align*}
& x=p_{g e}\left(s_{j}\right)=\langle 0,1,2\rangle  \tag{26}\\
& y=p_{g e}\left(b_{i j}\right)=\quad<\quad-1,0,1>\text {, } \tag{27}
\end{align*}
$$

where $p_{g e}(s)$ and $p_{g e}(b)$ are LVCs for $s_{j}$ and $b_{i j}$, respectively. Therefore, one LVC is required for the one-digit magnitude comparator. Two binary logic operations, AND and OR, can be easily realized by parallel and series connections of functional pass gates. Consequently, a word circuit for the n-digit magnitude comparison circuit is shown in Figure 12, and one-digit magnitude comparator consists of two functional pass gates which correspond to $g_{j}$ and $g e_{j}$, respectively. By the use of the proposed circuit, a magnitude comparison between an input word S and stored word $B_{i}$ is performed in a word-parallel and a digit-parallel fashions without depending on the number of words.

Table 3: Comparison of S-bit magnitude comparators

|  | Binary | Proposed |  |
| :---: | :---: | :---: | :---: |
|  | CAM-based | Digit-serial | Digit-parallel |
| Processing time step | 8 nsec | 6 nsec | 18 nsec |
| Transistors counts /word | 80 | 20 | 44 |
| $\begin{gathered} \text { No. of } \\ \text { Execution steps } \end{gathered}$ | 8 | 6 | 1 |
| Execution time | 64nsec | 36nsec | 18nsec |

### 4.3 Evaluation of a S-bit magnitude comparator.

To evaluate the performance of the proposed multiplevalued login-in-memory VLSI, we compare the proposed three-valued magnitude comparator with those using a typical binary CAM[12]. Table 3 summarizes the comparison of these magnitude comparator under a 0.5 - um CMOS technology. In the proposed magnitude comparator, a magnitude comparison is executed in digit-parallel and word-parallel fashions, so that, the number of its execution step becomes only one, which is independent of its word length. The use of a digitparallel comparison scheme together with a new circuit technology makes it possible to design a high-speed magnitude comparator with less transistor counts. In fact, the execution speed of the proposed magnitude comparator is about 3.5 -times faster than those of a binary CAM-based implementation and digit-parallel implement ation.

## 5. Conclusion

A multiple-valued logic-in-memory VLSI, with fast reprogrammability has been proposed by using DRAM-cell-based threshold-literal circuits. By the use of linear summation between input and stored values, a twovariable threshold operation is attributed to a onevariable multiple-valued one, which can be realized by using a single floating-gate MOS transistor. Moreover, the voltage-mode linear summation can be realized by a single capacitor due to a capacitor-coupling technique, which makes the proposed threshold-literal circuit compact. As a typical example, a fully parallel magnitude comparator has also designed, and its execution time and transistor counts have been reduced to 55 percent and 28 percent, respectively, in comparison with those corresponding to the binary implementation.

As a future prospect, it is also important to utilize the logic-in-memory VLSI architecture with fast reprogrammability in the application to fine-grain fully parallel VLSI processors such as stereo-vision VLSI processors.

## References

[1] S.Katkoori and P.Maurer, "Challenges for CAD in Deep Sub Micron Regime," IEEE Computer Society TCVLSI Technical Bulletin, pp.7-10, 1998.
[2] H.Iwai, "CMOS Technology - Year 2010 and Beyond," IEEE J.Solid-State Circuits, SC-34, No.3, pp357-366, Mar. 1999.
[3] W.H.Kautz, "Cellular Logic-in-Memory Arrays," IEEE Trans. Computers, Vol. C-18, No.8, pp719-727, Aug. 1969.
[4] T.Hanyu, N.Kanagawa and M.Kameyama, "Design of a One-Transistor-Cell Multiple-Valued CAM," IEEE J.SolidState Circuits, SC-31, No.11, pp.1669-1674, Nov. 1996.
[5] A.Sheikholeslami, P.G.Gulak and T.Hanyu, "A MultipleValued Ferroelectric Content-Addressable Memory", Proc. IEEE International Symposium on Multiple- Valued Logic, pp.74-79, 1996.
[6] T.Hanyu, K.Teranishi a n d M.Kameyama, "MultipleValued Floating-Gate-MOS Pass Logic and Its Application to Logic-in-Memory VLSI", Proc. IEEE International Symposium on Multiple- Valued Logic, pp.270-275, 1998.
[7] T.Hanyu , H.Kimura and M.Kameyama , "MultipleValued Content-Addressable Memory Using Melal-Ferroelectric-Semiconductor FETs," Proc. IEEE International Symposium on Multiple- Valued Logic, pp.30-35, 1999.
[8] T.Higuchi and M.Kameyama, Multiple- Valued Digital Processing System, Shokodo Co. Ltd., Tokyo, 1989(in Japanese).
[9] T.Hanyu and M.Kameyama , "Multiple-Valued Logic-in-Memory VLSI Architecture Based on Floating-Gate-MOS Pass-Transistor Logic," IEICE Trans. Electron, Vol.E82-C, No.9, pp.1662-1668, Sep. 1999.
[10] T.Oda and T.Murotani, "A Four-Level Storage 4-Gb DRAM," IEEE J.Solid-State Circuits, SC-32, No.11, pp.17431747, Nov. 1999.
[11] D.A.Rich, K.C.Naiff and K.G.Smalley, "A Four-State ROM Using Multilevel Process Technology," IEEE J.SolidState Circuits, SC-19, pp.174-179, Apr. 1984.
[12] T.Yamagata, et al., "A 288-kb Fully Parallel Content Addressable Memory Using a Stacked-Capacitor Cell Structure," IEEE J.Solid-State Circuits, SC-27, no.12, pp.19271933. Dec. 1992.

