## A $32 \times$ 32－bit Multiplier Usi ng Multiple Val ued MOS Cur rent－Mbde Circuits

| 著者 | 亀山 充隆 |
| :--- | :--- |
| j our nal or <br> publ i cat i on titl e | I EEE Journal of Sol i d－St at e Ci rcuits |
| vol une | 23 |
| nunber | 1 |
| page range | 124 132 |
| year | 1988 |
| URL | ht t ：／／hdl ．handl e．net $/ 10097 / 46838$ |

doi：10．1109／4．268

# A $32 \times 32$-bit Multiplier Using Multiple-Valued MOS Current-Mode Circuits 

SHOJI KAWAHITO, student member, ieee, MICHITAKA KAMEYAMA, member, ieee, TATSUO HIGUCHI, SENIOR MEMBER, IEEE, aND HARUYASU YAMADA


#### Abstract

A $32 \times 32$-bit multiplier using multiple-valued current-mode circuits has been fabricated in $2-\mu \mathrm{m}$ CMOS technology. For the multiplier based on the radix-4 signed-digit (SD) number system, $32 \times 32$-bit two's complement multiplication can be performed with only three-stage SD full adders (SDFA's) using a binary-tree addition scheme. The chip contains about $\mathbf{2 3} \mathbf{6 0 0}$ transistors and the effective multiplier size is about $3.2 \times 5.2 \mathrm{~mm}^{2}$, which is half that of the corresponding binary CMOS multiplier. The multiply time is less than 59 ns . The performance is comparable to that of the fastest binary multiplier reported.


## I. Introduction

IT IS well known that multiple-valued logic (MVL) is a very attractive approach for ULSI or wafer-scale integration (WSI) because of the reduction of interconnection complexity and the number of active devices [1]. Recently, the advantage of MVL has been confirmed in various applications such as memories, image processors, arithmetic circuits, and so on [2]-[5]. However, very few LSI chips based on MVL have been fabricated. This paper describes new LSI-oriented multiple-valued CMOS cur-rent-mode circuits and the practical implementation of a $32 \times 32$-bit multiple-valued multiplier chip based on the radix-4 signed-digit (SD) number system [6].
In the SD number representation, carry propagation during addition and subtraction is always limited to one position to the left. This property of the number system is useful not only for addition but also for multiplication. Since multiple-valued coding is direct for the representation of the signed digit, the arithmetic circuits can be implemented very compactly by the use of multiple-valued circuits [7]. In particular, the multiple-valued bidirectional current-mode circuits proposed here are quite suitable for the implementation of SD arithmetic because the linear summation including polarity can be performed by simple wiring [ 5 ]. This property enables the interconnection complexity to be greatly reduced and the resulting arithmetic LSI circuits to be very compact.

Manuscript received July 3, 1987; revised September 10, 1987.
S. Kawahito, M. Kameyama, and T. Higuchi are with the Department of Electronic Engineering, Tohoku University, Aoba, Aramaki, Sendai 980, Japan.
H. Yamada is with the Semiconductor Research Center, Matsushita Electric Industrial Company, Ltd., Moriguchi, Osaka 570, Japan. IEEE Log Number 8718226.

A $32 \times 32$-bit multiplier LSI with binary input and output has been designed using multiple-valued current-mode circuits and implemented in $2-\mu \mathrm{m}$ CMOS technology. The multiplier, based on the radix-4 SD number system, is realized by a regular array structure using a three-stage binary-tree scheme [8], [9]. New hardware algorithms for a partial-product generation and an SD-to-binary conversion technique have also been developed for a high-speed compact multiplier. It is confirmed that the multiple-valued multiplier based on the SD number system is totally superior to the fastest binary multiplier [10] in terms of speed, power dissipation, and chip area.

## II. Bidirectional Current-Mode Circuits

The most important concept of multiple-valued currentmode circuits is that of wired summation as introduced by Dao et al. with multiple-valued integrated injection logic [11]. However, such "single-directional" current-mode circuits are not always suitable for the implementation of arithmetic circuits based on a sign-symmetrical number representation such as the SD number system. The bidirectional current-mode circuits proposed here are essentially suitable for the implementation of SD arithmetic and facilitate wired summation including polarity. Fig. 1 illustrates the principle of bidirectional wired summation. From Kirchhoff's current law, the current $z$ is equal to the sum of the two currents $x$ and $y$. The current $z$ is applied to successive bidirectional current-mode circuits, where polarity and current levels are detected and arithmetic operations are performed using several basic circuits. Fig. 2 provides a summary of available basic bidirectional current-mode circuits.

Fig. 3(a) shows a current source using a p-channel depletion-mode MOSFET. In the ideal case, the saturation value of the drain current $I_{d}$ used as a constant current is written as

$$
\begin{equation*}
I_{d}=K(W / L)\left(V_{T}\right)^{2} \tag{1}
\end{equation*}
$$

where $K, W, L$, and $V_{T}$ are, respectively, the transconductance parameter, the channel width, the channel length,


Fig. 1. Bidirectional wired summation.


Fig. 2. Basic bidirectional current-mode circuits.

(a)

(c)

Fig. 3. Current sources and the threshold detector. (a) Current source. (b) Voltage-switched current source. (c) Threshold detector.
and the threshold voltage of the p-channel depletion-mode MOSFET. The unit current can be set at the specified value using dose control. This type of current source is quite insensitive to the fluctuation of the supply voltage $V_{D D}$, and requires no bias source or connection other than $V_{D D}$.
A voltage-switched current source can easily be implemented using a p-channel enhancement-mode MOSFET together with the current source as shown in Fig. 3(b). Using these current sources, a threshold detector can be constructed as shown in Fig. 3(c) [11], [12]. The function is given by

$$
\left.\begin{array}{ll}
y=0, & \text { if } x<T \\
y=m, & \text { if } x \geqslant T \tag{2}
\end{array}\right\}
$$

where $T I_{a}$ and $m I_{a}$ are the threshold and the output currents, respectively, and $I_{a}$ is a unit current. This threshold detector is denoted by $T D(T, m)$.
In the bidirectional current-mode circuits, a current mirror is used for three purposes. One is to invert the current direction, another is to produce replicas of an input current, and the other is the scaling of the input current. There are two types of current mirrors: NMOS and PMOS.

The polarity of the bidirectional current can be detected by a bidirectional current input circuit (BDCI) shown in Fig. 4(a). Let the current injected from $V_{D D}$ through the current source $x$ be defined positive, while the current flowing into the ground through the output of the NMOS current mirror $y$ be defined negative. $z$ is the current

(a)

(b)

(c)

Fig. 4. Bidirectional current input circuits. (a) Schematic. (b) $I-V$ characteristics for $z>0$. (c) $I-V$ characteristics for $z<0$.
obtained from the wired summation of $x$ and $y$. If $x$ is greater than the absolute value of $y(|y|), z$ is positive, while if $x$ is less than $|y|, z$ is negative. In case of $x=|y|$, $z$ becomes zero. Fig. 4(b) and (c) shows the $I-V$ characteristics of $x, y$, and $z$ in the cases of $z>0$ and $z<0$, respectively, when the switch $S W$ is open, and a voltage source is connected to the point $b$. The $I-V$ characteristic of BDCI when the voltage source is connected to the point $a$ is also shown in Fig. 4(b) and (c). The operation of BDCI is given by

$$
\left.\begin{array}{lll}
I^{+}=I, & I^{-}=0, & \text { if } V>V_{D D} / 2 \\
I^{+}=0, & I^{-}=0, & \text { if } V=V_{D D} / 2  \tag{3}\\
I^{+}=0, & I^{-}=I, & \text { if } V<V_{D D} / 2
\end{array}\right\} .
$$

When $S W$ is closed and the voltage source is removed, the crossover points $A$ and $B$ will be determined as the operating points for $z>0$ and $z<0$, respectively. It is obvious that the positive and negative $z$ values are equal to $I^{+}$and $I^{-}$, respectively. Replicas of $I^{+}$and $I^{-}$are obtained at the output of BDCI through current mirrors. Consequently, a bidirectional current can be decomposed into two single-directional currents by using BDCI .

## III. Signed-Digit Arithmetic Circuits

The radix-4 SD arithmetic is used in the multiplier because of easy compatibility with the binary system and compactness of the implemented chip. The radix-4 SD number is represented by the following symmetrical digit set of seven values:

$$
\begin{equation*}
L=\{-3,-2,-1,0,1,2,3\} . \tag{4}
\end{equation*}
$$

Any integer $X \in[-N, N]$, where $N=4^{n}-1$, can be coded as a sequence of radix-4 signed digits $x_{i}$ according to

$$
\begin{equation*}
X=\left(x_{n-1} \cdots x_{i} \cdots x_{0}\right)=\sum_{i=0}^{n-1} x_{i} 4^{i} . \tag{5}
\end{equation*}
$$



Fig. 5: Parallel SD adder.


Fig. 6. Signed-digit full adder (SDFA).

In general, the number $X$ is not uniquely coded in the SD number representation except for $X=0$. This redundancy in the number representation allows fast parallel operation.

The addition of two numbers $X=\left(x_{n-1} \cdots x_{i} \cdots x_{0}\right)$ and $Y=\left(y_{n-1} \cdots y_{i} \cdots y_{0}\right)$ is performed by the following three successive steps for each digit:

$$
\begin{align*}
z_{i} & =x_{i}+y_{i}  \tag{6}\\
4 c_{i}+w_{i} & =z_{i}  \tag{7}\\
s_{i} & =w_{i}+c_{i-1} \tag{8}
\end{align*}
$$

where $z_{i}$ is a linear sum of $x_{i}$ and $y_{i}, w_{i}$ is an intermediate sum, $c_{i}$ is a carry, and

$$
\left.\begin{array}{rl}
z_{i} & \in\{-6, \cdots, 0, \cdots, 6\} \\
w_{i} & \in\{-2,-1,0,1,2\}  \tag{9}\\
c_{i} & \in\{-1,0,1\}
\end{array}\right\} .
$$

It is obvious that $s_{i} \in L$. The final sum $s_{i}$ can be obtained almost in parallel and the addition speed is independent of the word length.

Fig. 5 shows the parallel SD adder based on the bidirectional current-mode circuits. The addition steps of (6) and (8) can be performed by bidirectional wired summation without active devices. Equation (7) can be performed by the signed-digit full adder (SDFA) shown in Fig. 5. From (7) and (9), the intermediate sum $w_{i}$ and the carry $c_{i}$ can be obtained as follows:

$$
\left.\begin{array}{lll}
w_{i}=z_{i}-4, & c_{i}=1, & \text { if } z_{i} \geqslant 2  \tag{10}\\
w_{i}=z_{i} & c_{i}=0, & \text { if }-1 \leqslant z_{i} \leqslant 1 \\
w_{i}=z_{i}+4, & c_{i}=-1, & \text { if } z_{i} \leqslant-2
\end{array}\right\}
$$

From (10), the SDFA can be constructed by using the basic circuits of Fig. 2 and bidirectional wired summation as shown in Fig. 6. The SDFA is composed of 26 tran-


Fig. 7. Inverted quantizer with dynamic range from -2 to 2 .


Fig. 8. Photomicrograph of the SDFA with the inverted quantizer.
sistors. For the improvement of speed and dc characteristics, it is useful to reduce the number of cascaded current mirrors in the SDFA. One solution is to retain the intermediate sum $w_{i}$ in inverted form.

In general, signal levels must be restored before their complete degradation. While the carry $c_{i}$ is quantized by the threshold detector, the intermediate sum $w_{i}$ is not quantized by the circuit of Fig. 6. Thus an inverted quantizer is essential for the output $w_{i}$. At the same time, the specified polarity can be obtained through the inversion operation. Fig. 7 shows the inverted quantizer having a dynamic range from -2 to 2 which is also composed of 26 transistors.

Fig. 8 shows a photomicrograph of an implemented SDFA with the inverted quantizer as a test circuit. The effective size is about $140 \times 205 \mu \mathrm{~m}^{2}$. The characteristics of the implemented circuits are shown in Fig. 9, where the unit current is approximately $31 \mu \mathrm{~A}$ with transistor sizes of $L=2.8 \mu \mathrm{~m}$ and $W=9 \mu \mathrm{~m}$, and a threshold voltage of 1.5 V. Fig. 9(a) shows the current transfer curve for the carry of the SDFA corresponding to (7). By using the inverted quantizer whose characteristic is shown in Fig. 9(b), the current transfer curve for the intermediate sum $w_{i}$ of the SDFA is quantized as shown in Fig. 9(c). The worst-case delay time of the SDFA with the inverted quantizer is measured to be about 11 ns , while the simulated value using SPICE2 is 8.9 ns .

The minimum noise margin is about $10 \mu \mathrm{~A}$ ( 32 percent of the unit current) from Fig. 9 (c). If the statistical variation from the desired output of the current source exceeds the noise margin, logical errors will occur. The variation of the current-source output current ( $\Delta I$ ) is mainly caused by the variation of the threshold voltage of the transistor ( $\Delta V_{T}$ ). The variation is represented as $\Delta I=\left(\Delta V_{T} / V_{T}\right)$


Fig. 9. Current-transfer curve of the SDFA and the inverted quantizer. (a) Carry of the SDFA-horizontal axis: input $z(41 \mu \mathrm{~A} /$ div $)$; vertical axis: carry output $c(41 \mu \mathrm{~A} /$ div $)$. (b) Inverted quantizer-horizontal axis: input $x(24.4 \mu \mathrm{~A} /$ div $)$; vertical axis: output $y(24.4 \mu \mathrm{~A} /$ div $)$. (c) Intermediate sum of the SDFA -horizontal axis: input $z(41 \mu \mathrm{~A} /$ div $)$; vertical axis: intermediate sum output (quantized) $w(41 \mu \mathrm{~A} /$ div).
$\cdot\left(2+\left(\Delta V_{T} / V_{T}\right)\right) I_{a}$. In case of $\Delta V_{T}=50 \mathrm{mV}, V_{T}=1.5 \mathrm{~V}$, and $I_{a}=31 \mu \mathrm{~A}, \Delta I$ becomes about $2 \mu \mathrm{~A}$. This variation is not large enough to cause logical errors.
The speed is improved by the shrinking of minimum process feature sizes. However, the noise margin is decreased due to the channel-length modulation effect of the transistors used for the current source and the current mirrors. One solution for this problem is to use a special device with the reduced channel-length modulation effect. For example, a DSA MOS device will be useful [13].

## IV. Multiplication Algorithm

For compatibility with the binary system, the signedbinary number (two's complement) representation is used at the input and the output of the multiplier, and the
radix-4 SD number representation is used inside the multiplier. New algorithms for partial-product generation, an addition scheme, and SD-to-binary conversion are used to perform high-speed multiplication.

## A. Generation of Partial Products

One of the most important techniques for the realization of a high-speed compact multiplier is to reduce the number of partial products. To reduce the number of partial products, the modified Booth's algorithm [14] is often used in binary multipliers. By the extension of the modified Booth's algorithm, a recording algorithm suitable for radix-4 SD number partial-product generation has been developed here.

Let $Y$ be the multiplier in the $n$-bit two's complement number. Assume that $n$ is a multiple of 8 . The multiplier $Y$ may be written as

$$
\begin{equation*}
Y=-y_{n-1} 2^{n-1}+\sum_{j=0}^{n-2} y_{j} 2^{j} \tag{11}
\end{equation*}
$$

where $y_{j} \in\{0,1\}$. Equation (11) can be also expressed as follows:

$$
\begin{align*}
& Y=\left(y_{n-5}+y_{n-4}+2 y_{n-3}+4 y_{n-2}-8 y_{n-1}\right) 2^{(n-4)} \\
& \vdots \\
&+\left(y_{4 j-1}+y_{4 j}+2 y_{4 j+1}+4 y_{4 j+2}-8 y_{4 j+3}\right) 2^{4 j} \\
& \vdots \\
&+\left(y_{3}+y_{4}+2 y_{5}+4 y_{6}-8 y_{7}\right) 2^{4}  \tag{12}\\
&+\left(y_{-1}+y_{0}+2 y_{1}+4 y_{2}-8 y_{3}\right) 2^{0}  \tag{13}\\
&= \sum_{j=0}^{n / 4-1}\left(y_{4 j-1}+y_{4 j}+2 y_{4 j+1}+4 y_{4 j+2}-8 y_{4 j+3}\right) 2^{4 j} \\
&= \sum_{j=0}^{n / 4-1} Q_{j} 16^{j}
\end{align*}
$$

where $y_{-1}=0$ and $Q_{j} \in\{-8, \cdots, 0, \cdots, 8\}$ is defined as

$$
\begin{equation*}
Q_{j}=\left(y_{4 j-1}+y_{4 j}+2 y_{4 j+1}+4 y_{4 j+2}-8 y_{4 j+3}\right) . \tag{14}
\end{equation*}
$$

Consequently, the multiplier $Y$ can be divided into $n / 4$ groups, each of 5 bits. Each pair of two contiguous groups has one bit in common. Equation (13) can be rewritten as the following equation by considering two parts, one for $j=$ odd and one for $j=$ even:

$$
\begin{equation*}
Y=\sum_{k=0}^{n / 8-1} Q_{2 k} 16^{2 k}+\sum_{k=0}^{n / 8-1} Q_{2 k+1} 16^{2 k+1} \tag{15}
\end{equation*}
$$

For the multiplicand $X$, the product $P$ of $X$ and $Y$ can be written as

$$
\begin{equation*}
P=\sum_{k=0}^{n / 8-1} Q_{2 k} X 16^{2 k}+\sum_{k=0}^{n / 8-1} Q_{2 k+1} X 16^{2 k+1} . \tag{16}
\end{equation*}
$$



Fig. 10. Partial-product generator (PPG). (a) Schematic. (b) Binary-toSD converter.

For the reduction of the number of adder delays, the following two expressions for $X$ are used:
$X=-x_{n-1} 2^{n-1}+\sum_{i=0}^{n-2} x_{i} 2^{i}$,
for the product $Q_{2 k} X$

$$
\begin{equation*}
X=\overline{x_{n-1}} 2^{n-1}-\sum_{i=0}^{n-2} \bar{x}_{i} 2^{i}-1, \tag{17}
\end{equation*}
$$

$$
\begin{equation*}
\text { for the product } Q_{2 k+1} X \tag{18}
\end{equation*}
$$

where $\bar{x}_{i}$ denotes the complement of $x_{i}$. Fig. 10(a) shows the partial-product generator (PPG) using the recoding algorithm. $Q_{j}$ can be decomposed into an appropriately selected $U_{j}$ and $V_{j}$ as

$$
\begin{equation*}
Q_{j}=U_{j}+V_{j} \tag{19}
\end{equation*}
$$

where $U_{j} \in\{-2,-1,0,1,2\}$ and $V_{j} \in\{-8,-4,0,4,8\}$ are given as shown in Table I. $Q_{j} X$ can be written as

$$
\begin{align*}
Q_{j} X & =U_{j} X+V_{j} X \\
& =A_{j}+B_{j} \tag{20}
\end{align*}
$$

where $A_{j}=U_{j} X \in\{-2 X,-X, 0, X, 2 X\}$ and $B_{j}=V_{j} X \in$ $\{-8 X,-4 X, 0,4 X, 8 X\}$. Since the multiplicand $X$ is represented as a two's complement binary number, the generation of $A_{j}$ and $B_{j}$ can be realized by shift and complement operations. The values $8 X, 4 X$, and $2 X$ correspond to 3-, 2-, and 1-bit left shift operations in $X$, respectively.

TABLE I
MAPPING FOR $U_{j}$ and $V_{j}$ from $Q_{j}$

| $\mathrm{Q}_{\mathrm{j}}$ | -8 | -7 | -6 | -5 | -4 | -3 | -2 | -1 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{U}_{\mathrm{j}}$ | 0 | 1 | 2 | -1 | 0 | 1 | -2 | -1 | 0 | 1 | 2 | -1 | 0 | 1 | -2 | -1 | 0 |
| $\mathrm{~V}_{\mathrm{j}}$ | -8 | -8 | -8 | -4 | -4 | -4 | 0 | 0 | 0 | 0 | 0 | 4 | 4 | 4 | 8 | 8 | 8 |

TABLE II
MAPPING FOR EACH BIT of $A_{2 k}, a_{n, 2 k}$ (FOR MSB), $a_{i, 2 k}$ (FOR $i=0 \cdots n-1$ ), AND $d_{2 k}$ (INCREMENT SIGNAL) FROM $U_{2 k}$

| $U_{2 k}$ | $a_{n, 2 k}$ | $a_{i, 2 k}$ | $a_{2 k}$ |
| :---: | :---: | :---: | :---: |
| 2 | $-x_{n-1}$ | $x_{i-1}$ | 0 |
| 1 | $-x_{n-1}$ | $x_{i}$ | 0 |
| 0 | 0 | 0 | 0 |
| -1 | $-\overline{x_{n-1}}$ | $\overline{x_{i}}$ | 1 |
| -2 | $-\overline{x_{n-1}}$ | $\overline{x_{i-1}}$ | 1 |

TABLE III
Mapping for Each Bit of $A_{2 k+1}, a_{n, 2 k+1}$ (FOR MSB), $a_{i, 2 k+1}$ (FOR $i=0 \cdots n-1$ ), AND $d_{2 k+1}$ (INCREMENT SIGNAL) FROM $d_{2 k+1}$
$U_{2 k+1}$

| $u_{2 k+1}$ | $a_{n, 2 k+1}$ | $a_{i, 2 k+1}$ | $d_{2 k+1}$ |
| :---: | :---: | :---: | :---: |
| 2 | $\overline{x_{n-1}}$ | $-\overline{x_{j-1}}$ | -1 |
| 1 | $\overline{x_{n-1}}$ | $-\overline{x_{j}}$ | -1 |
| 0 | 0 | 0 | 0 |
| -1 | $x_{n-1}$ | $-x_{j}$ | 0 |
| -2 | $x_{n-1}$ | $-x_{i-1}$ | 0 |

TABLE IV
Mapping for Each Bit of $B_{2 k}, b_{n+2,2 k}$ (FOR MSB), $b_{i, 2 k}$ (FOR $i=0 \cdots n+1$ ), AND $e_{2 k}$ (INCREMENT SIGNAL) FROM $V_{2 k}$

| $V_{2 k}$ | $b_{n+2,2 k}$ | $b_{i, 2 k}$ | $e_{2 k}$ |
| :---: | :---: | :---: | :---: |
| 8 | $-x_{n-1}$ | $x_{i-3}$ | 0 |
| 4 | $-x_{n-1}$ | $x_{i-2}$ | 0 |
| 0 | 0 | 0 | 0 |
| -4 | $-\overline{x_{n-1}}$ | $\overline{x_{i-2}}$ | 1 |
| -8 | $-\overline{x_{n-1}}$ | $\overline{x_{j-3}}$ | 1 |

TABLE V
MAPPING For Each Bit of $B_{2 k+1}, b_{n+2.2 k+1}$ (FOR MSB), $b_{i, 2 k+1}$ (FOR $i=0 \cdots n+1$ ), AND $e_{2 k+1}$ (INCREMENT SIGNAL) FROM $V_{2 k+1}$

| $\mathrm{v}_{2 k+1}$ | $\mathrm{D}_{n+2,2 k+1}$ | $\mathrm{D}_{1,2 k+1}$ | $e_{2 k+1}$ |
| :---: | :---: | :---: | :---: |
| 8 | $\overline{x_{n-1}}$ | $-\overline{x_{i-3}}$ | -1 |
| 4 | $\overline{x_{n-1}}$ | $\overline{\bar{x}_{i-2}}$ | -1 |
| 0 | 0 | 0 | 0 |
| -4 | $x_{n-1}$ | $-x_{i-2}$ | 0 |
| -8 | $x_{n-1}$ | $-x_{i-3}$ | 0 |

The value $-X$ can be obtained by first complementing the number $X$ then adding 1 to its LSB. The shift and complement control signals are generated from the recoder which can be easily implemented by conventional CMOS gates. As a result, the shift and the complement operations in $X$ are performed using the data selectors controlled by these signals as shown in Tables II-V. The partial product $p_{i j}$
corresponding to (20)

$$
P_{j}=Q_{j} X=\sum_{i=0}^{n / 2} p_{i, j} 4^{i}
$$

can be generated by the following equations in the radix-4 SD number representation:

$$
\begin{align*}
z_{i, j} & =2 b_{2 i+1, j}+b_{2 i, j}+2 a_{2 i+1, j}+a_{2 i, j}  \tag{21}\\
4 c_{i, j}+w_{i, j} & =z_{i, j}  \tag{22}\\
p_{i, j} & =w_{i, j}+c_{i-1, j} . \tag{23}
\end{align*}
$$

If $j=2 k, p_{i, j} \in\{-1,0,1,2,3\}$, because $z_{i, j} \in\{0, \cdots, 6\}$, $c_{i, j} \in\{0,1\}$, and $w_{i, j} \in\{-1,0,1,2\}$. While, if $j=2 k+1$, $p_{i, j} \in\{-3,-2,-1,0,1\}$, because $z_{i, j} \in\{-6, \cdots, 0\}, c_{i, j}$ $\in\{-1,0\}$, and $w_{i, j} \in\{-2,-1,0,1\}$. For the partialproduct generation for MSD, the following expression is used instead of (21):

$$
\begin{equation*}
z_{n / 2, j}=-4 b_{n+2, j}+2 b_{n+1, j}+b_{n, j}-a_{n, j} \tag{24}
\end{equation*}
$$

where $z_{n / 2,2 k} \in\{-5, \cdots, 3\}$ and $z_{n / 2,2 k+1} \in\{-3, \cdots, 5\}$. The operations of (21) and (22) are performed by the binary-to-SD converter shown in Fig. 10(b) which can be implemented using.binary CMOS gates, pass transistors, and voltage-switched current sources. Also (23) is performed by bidirectional wiring summation.

## B. Addition of Partial Products

Based on the above partial-product generation, $n / 4$ operands expressed as a radix-4 ( $n / 2+1$ )-digit number are produced, where the operand is denoted by $P_{j}$ (for $j=0, \cdots,(n / 4)-1)$. The final product can be obtained by performing the multiple-operand addition of $P_{j}$ 's as follows:

$$
\begin{equation*}
P=\sum_{j=0}^{n / 4-1} P_{j} 16^{j} \tag{25}
\end{equation*}
$$

The multiple-operand addition can be performed using two-input parallel SD adders in a binary-tree structure. For example, a $32 \times 32$-bit multiplier which contains eight operands composed of 17 -digit partial products can be constructed by three-stage adders based on a binary-tree structure as shown in Fig. 11.
The linear sum $f_{i, j}$ at the input of the first-level SD adders is given by

$$
\begin{equation*}
f_{i, j}=p_{i, 2 k}+p_{i, 2 k+1} \tag{26}
\end{equation*}
$$

where $p_{i, 2 k}(\in\{-1,0,1,2,3\})$ and $p_{i, 2 k+1}(\in\{-3,-2$, $-1,0,1\})$ are the partial products of the $(2 k)$ th and the $(2 k+1)$ th PPG groups, respectively, and where $f_{i, j}$ is limited to values between -4 and 4 . Since the input dynamic range of the SDFA is from -6 to 6 , it is possible to add the increment signals $d_{j}$ and $e_{j}$ together with the partial products. Unless this method is used, the input


Fig. 11. Binary-tree scheme for the $32 \times 32$-bit multiplication.
linear sum to the SDFA's exceeds its dynamic range due to the addition of $d_{j}$ and $e_{j}$.

Fig. 12 shows the example of $8 \times 4$-bit multiplication using the proposed algorithm, where the multiplicand $X=$ $(1011)_{2}$ and the multiplier $Y=(00101010)_{2}$ in the two's complement form. The final product $P\left(=-4^{4}+3 \times 4^{2}-\right.$ $\left.2 \times 4^{0}=-210\right)$ of $X\left(=-2^{3}+2^{1}+2^{0}=-5\right)$ and $Y\left(=2^{5}\right.$ $+2^{3}+2^{1}=42$ ) can be obtained with a single-level SD adder.

Generally, addition in the $m$-operand adder based on the binary-free scheme is performed with $l$-stage SDFA's where

$$
\begin{equation*}
l=\left\lfloor\log _{2} m\right\rfloor \tag{27}
\end{equation*}
$$

and $\{x\}$ denotes the smallest integer such that $\{x\}>x$. In the $n \times n$-bit multiplier, the number of partial products of $m$-operands expressed as radix-4 SD numbers becomes $n / 4$ using the above recoding algorithm. Therefore, the number of adder stages $l$ in an $n \times n$-bit multiplier is given by

$$
\begin{equation*}
l=\left\lfloor\log _{2}(n / 4)\right\rfloor=\left\lfloor\log _{2} n-2\right\rfloor . \tag{28}
\end{equation*}
$$

Fig. 13 shows the relation between the number of adder delays and the word length for various multipliers. In Fig. 13 , the number of adder delays in a binary multiplier is defined as that number of adders necessary to reduce all the partial products into two operands. The number of adder delays for the SD multiplier is half of that of the fastest binary multiplier using a Wallace tree and modified Booth's algorithm for a word length of 32 bits [14], [15]. Also a tenfold reduction of the number of adder delays can be achieved compared with a $32 \times 32$-bit ordinary array multiplier.

## C. SD-to-Binary Conversion

The final product $P$ represented by the radix-4 SD number can be written as

$$
\begin{equation*}
P=\left(p_{n-1} \cdots p_{i} \cdots p_{0}\right)=\sum_{i=0}^{n-1} p_{i} 4^{i} \tag{29}
\end{equation*}
$$

where $p_{i} \in\{-3,-2,-1,0,1,2,3\}$, for $i=0, \cdots, n-2$ and $p_{n-1} \in\{-1,0,1\}$. The radix- 4 signed digit $p_{i}$ can be de-



Fig. 13. Comparison of the number of adder delays in various multipliers ( $A$ : proposed SD multiplier; $B$ : binary multiplier with Wallace tree (WT) and modified Booth's algorithm (MBA); C: binary multiplier with WT; D: binary multiplier with carry save adder (CSA) and MBA; E: binary multiplier with CSA)
composed into two symmetrical components ( $p_{i}^{+}, p_{i}^{-}$) as follows:

$$
\left.\begin{array}{lll}
p_{i}^{+}=p_{i}, & p_{i}^{-}=0, & \text { if } p_{i} \geqslant 0 \\
p_{i}^{+}=0, & p_{i}^{-}=-p_{i}, & \text { if } p_{i}<0 \tag{30}
\end{array}\right\}
$$

where $p_{i}^{+}, p_{i}^{-} \in\{0,1,2,3\}$ and $p_{i}=p_{i}^{+}-p_{i}^{-}$. Since both $P^{+}=\left(p_{n-1}^{+} \cdots p_{0}^{+}\right)$and $P^{-}=\left(p_{n-1}^{-} \cdots p_{0}^{-}\right)$are the ordinary radix-4 weighted-number representation, these values can be easily decoded to two's complement binary numbers. Therefore, the conversion can be performed by subtraction using binary full adders. By the extension of the above conversion algorithm, a high-speed conversion technique using a radix- 4 carry lookahead adder has been developed [8]. Consequently, the conversion can be completed with the delay of decoder and ten CMOS gates.

## V. Implementation of the SD Multiplier

Fig. 14 shows a block diagram of the $32 \times 32$-bit SD multiplier which is composed of PPG's, parallel SD adders (PSDA's), a recoder, decoders, and SD-to-binary converters. The multiplication can be performed by a threestage binary-tree addition scheme. The chip also contains input ( $X, Y$ ) registers, an output ( $P$ ) register, and a product selector.

Fig. 15 shows a photomicrograph of the SD multiplier. It is clear that the structure is very regular and the interconnections between the modules are very simple. The chip size is $4.92 \times 7.00 \mathrm{~mm}^{2}$, and the effective multiplier size is $3.16 \times 5.23 \mathrm{~mm}^{2}$ which is half of that of the fastest conventional binary multiplier [10].

In order to measure the multiply time, multiplicationcontrol gates are inserted between the $Y$ register and the recoder. The multiplication is started at the rising edge of the multiplication enable $M E$ signal, and the multiplication results are latched in the $P$ register at the falling edge of the $M E$. Thus, it is obvious that the minimum pulse width of the $M E$ is the effective multiply time when the multiplication is performed correctly. The maximum delay time $t_{m}$ of the multiplier is expressed as

$$
\begin{equation*}
t_{m}=t_{p}+3 t_{s}+2 t_{q}+t_{d}+t_{c} \tag{31}
\end{equation*}
$$

where $t_{p}, t_{s}, t_{q}, t_{d}$, and $t_{c}$ are the maximum delay times of the product generator, the SDFA, the inverted quantizer, the decoder, and the SD-to-binary converter, respectively. By substituting these delay times obtained from SPICE simulation using the $2-\mu \mathrm{m}$ device parameters to (31), the multiply time is estimated to be 42 ns . Fig. 16 shows waveforms of the $M E$ input and the product output (MSB), where the multiplicand $X=00000100_{H}$ and the multiplier


Fig. 14. Block diagram of the $32 \times 32$-bit multiplier.


Fig. 15. Photomicrograph of the multiplier chip.


Fig. 16. Waveforms of the ME input and the product output (MSB)

TABLE VI
Comparison of Two Implemented $32 \times 32$-bit Multipliers

|  | The multiple-valued multiplier | The fastest binary multiplier |
| :---: | :---: | :---: |
| Multiply time ( $n \mathrm{~s}$ ) | 59 | 56 |
| Number of interconnections | 200 | 1,500 |
| Number of transistors (current-mode) | $\begin{aligned} & 23,600 \\ & (7,200) \end{aligned}$ | 45.000 |
| Effective multiplier size ( $\mathrm{mm}^{2}$ ) | $\begin{gathered} 5.2 \times 3.2 \\ (16.6) \end{gathered}$ | $\begin{gathered} 5.3 \times 5.7 \\ (30.2) \end{gathered}$ |
| Power dissipation <br> (W) | 0.5 | 1 |
| Technology | $\begin{gathered} 2 \mu \mathrm{~m} \text { CMOS } \\ \text { depletion-mode } \mathrm{pMOS} \end{gathered}$ | $2 \mu \mathrm{~m}$ CMOS |

$Y=80000000_{H}$ in the hexadecimal representation. From Fig. 16, the multiply time is measured to be about 59 ns.

Table VI shows the comparison of actual performances of the implemented SD multiplier and the fastest binary multiplier presented at ISSCC'86. The multiply time is comparable to that of the fastest binary multiplier, because the number of cascaded adder chains is half, and because the delay time of the SDFA module is about twice compared with a binary full adder.

The number of transistors is approximately 52 percent of that for a binary multiplier. However, the effective area is determined not only with the number of transistors but also with the feature sizes of transistors and the interconnection. The feature sizes of transistors used for the cur-rent-mode circuits are relatively large compared with those used for CMOS gates, while the number of interconnections among the modules (PPG's, SDFA's, and the decoders) is approximately 13 percent of that of the fastest binary multiplier using the Wallace tree. Also, the regularity of the layout greatly contributes to the reduction of interconnection area in the multiple-valued multiplier. As a result, a 46 -percent reduction of the effective area is achieved compared with the binary multiplier.

The multiple-valued multiplier is superior to the conventional one with regard to the power dissipation because of the reduction of the active devices. The number of transistors used for current-mode circuits is about 7200 and the other transistors are used for binary CMOS gates.

## VI. Conclusion

This paper presents multiple-valued CMOS bidirectional current-mode circuits and their application to a high-speed compact multiplier. The implemented $32 \times 32$-bit multiplier based on the radix- 4 signed-digit number system is totally superior to the fastest CMOS binary multiplier reported.
In submicrometer technology, however, it is difficult to control the saturated current of the MOS devices. There-
fore, the development of devices more suited to multiplevalued current-mode circuits remains a future problem.
The concept of the bidirectional current-mode circuits is potentially effective not only for the radix-4 SD number system but also for other-radix SD number systems and the symmetrical residue number system.

## Acknowledgment

The authors wish to thank Dr. S. Horiuchi and Dr. T. Ishihara of Matsushita Electric Industrial Company, Ltd. for many helpful comments.

## References

[1] K. C. Smith, "The prospects for multivalued logic: A technology and applications view," IEEE Trans. Computers, vol. C-30, pp. 619-634, Sept. 1981.
[2] D. A. Rich et al., "A four-state ROM using multilevel process technology," IEEE J. Solid-State Circuits, SC-19, no. 2, pp. technology,
[3] M. Horiguchi et al., "An experimental large capacity semiconductor file memory using 16-level/cell storage," in Proc. Symp. VLSI Circ., May 1987, pp. 49-50.
[4] M. Kameyama et al., "Design and implementation of quaternary NMOS integrated circuits for pipelined image processing," IEEE J. Solid-State Circuits, vol. SC-22, no. 1, pp. 20-27, Feb. 1987.
[5] S. Kawahito, M. Kameyama, and T. Higuchi, "VLSI-oriented bi-directional current-mode arithmetic circuits based on the radix-4 signed-digit number system," in Proc. 1986 Int. Symp. MultipleValued Logic, May 1986, pp. 70-77.
[6] A. Avizienis," "Signed-digit number representations for fast parallel arithmetic," IRE Trans. Electron Comput., vol. EC-10, pp. 389-400, Sept. 1961.
[7] M. Kameyama and T. Higuchi, "Design of radix-4 signed-digit arithmetic circuits for digital filtering," in Proc. 1980 Int. Symp. Multiple-Valued Logic, June 1980, pp. 272-277.
[8] S. Kawahito et al., "A high-speed compact multiplier based on multiple-valued bi-directional current-mode circuits," in Proc. 1987 Int. Symp. Multiple-Valued Logic, May 1987, pp. 172-180.
[9] S. Kawahito et al., "A $32 \times 32$ bit multiplier using multiple-valued MOS current-mode circuits," in Proc. Symp. VLSI Circ., May 1987, pp. 99-100.
[10] A. E. Gamal et al., "A CMOS 32b Wallace tree multiplier-accumulator," in ISSCC Dig. Tech. Papers, 1986, THPM 15.5.
[11] T. T. Dao, E. J. McCluskey, and L. K. Russell, "Multivalued integrated injection logic," IEEE Trans. Computers, vol. C-26, pp. 1233-1241, Dec. 1977.
[12] T. Yamakawa, "CMOS multivalued circuits in hybrid mode," in Proc. 1985 Int. Symp. Multiple-Valued Logic, May 1985, pp. 144-151.
[13] Y. Tarui et al., "Diffusion self-aligned enhance-depletion MOS-IC (DSA-ED-MOS-IC)," in Proc. 2nd Conf. Solid-State Devices, 1970, p. 193.
[14] A. D. Booth, "A signed binary multiplication technique," Quart. J. Mech. Appl. Math., vol. 4, part 2, pp. 236-240, 1951.
[15] C. S. Wallace, "A suggestion for a fast multiplier," IEEE Trans. Electron Comput., vol. EC-13, no. 1, pp. 14-17, Feb. 1964.


Michitaka Kameyama (M'79) was born in Utsunomiya, Japan, on May 12, 1950. He received the B.E., M.E., and D.E. degrees in electronic engineering from Tohoku University, Sendai, Japan, in 1973, 1975, and 1978, respectively.
He is currently an Associate Professor in the Department of Electronic Engineering, Tohoku University. His general research interests include multiple-valued logic systems, VLSI-oriented special-purpose processors, highly reliable digital systems, and robotics.
Dr. Kameyama is a member of the Institute of Electronics, Information, and Communication Engineers of Japan, the Society of Instrument and Control Engineers of Japan, the Information Processing Society of Japan, and the Robotics Society of Japan. He received the Awards for Excellence at the 1984 and 1985 IEEE International Symposiums on Multiple-Valued Logic (with T. Higuchi et al.) and the Technically Excellent Award from the Society of Instrument and Control Engineers of Japan in 1986 (with T. Higuchi et al.). He was the Program Co-chairman of the 1986 IEEE International Symposium on Multiple-Valued Logic.


Tatsuo Higuchi (M'70-SM'83) was born in Sendai, Japan, on March 30, 1940. He received the B.E., M.E., and D.E. degrees in electronic engineering from Tohoku University, Sendai, Japan, in 1962, 1964, and 1969, respectively.
He is currently a Professor with the Department of Electronic Engineering, Tohoku University. His research interests include design of one-dimensional and two-dimensional finite word-length digital filters, multiple-valued logic systems, fault-tolerant computing, and VLSI computing structures for signal processing and image processing.

Dr. Higuchi is a member of the Institute of Electrical Engineers of Japan, the Institute of Electronics, Information, and Communication Engineers of Japan, and the Society of Instrument and Control Engineers of Japan. He received the Awards for Excellence at the 1984 and 1985 IEEE International Symposiums on Multiple-Valued Logic (with M. Kameyama et al.), the Outstanding Transactions Paper Award from the Society of Instrument and Control Engineers of Japan in 1984 (with M. Kawamata), and the Technically Excellent Award from the Society of Instrument and Control Engineers of Japan in 1986 (with M. Kameyama et al.). He was the Program Chairman of the 1983 IEEE International Symposium on Multiple-Valued Logic, and he is the Chairman of the Japan Research Group on Multiple-Valued Logic.


Shoji Kawahito (S'85) was born in Tokushima, Japan, on March 21, 1961. He received the B.E. and M.E. degrees in electronic engineering from Toyohashi University of Technology, Toyohashi, Japan, in 1983 and 1985, respectively.
He is currently working towards the D.E. degree at Tohoku University, Sendai, Japan. His main interests include multiple-valued information processing, high-performance arithmetic VLSI, and signal processing.

Mr. Kawahito is a member of the Institute of Electronics, Information, and Communication Engineers of Japan.


Haruyasu Yamada was born in Tokyo, Japan, in 1943. He received the B.S. and M.S. degrees in electronic engineering from Tohoku University, Sendai, Japan, in 1966 and 1968, respectively.
He joined Matsushita Electric Industrial Company, Ltd., Osaka, Japan, in 1968. Since then he has been engaged in the research and development of bipolar integrated circuits. Presently, he is working on LSI's of image signal processing and others for consumer applications at the Semiconductor Research Center.

