Multipl e－I nput Neur on MOS Oper at i onal Amplifier for Voltage－Mode Multival ued Full Adder s

| 著者 | 大見 忠弘 |
| :--- | :--- |
| j ournal or |  |
| publ i cati on title | I EEE Transacti ons on Circuits and Syst ens II： <br> Anal og and Di gital Si gnal Processi ng |
| vol une | 45 |
| nunber | 9 |
| page range | $1307-1311$ |
| year | 1998 |
| URL | htt p：／／hdl ．handl e．net／10097／48014 |

TABLE VII
Comparison of Dynamic Power Dissipation

| Na. of Satgen (N) | Na of Taps(M) | Pierial (mw) | $\begin{aligned} & \text { Plowy } \\ & \text { (mww) } \end{aligned}$ | $\begin{aligned} & \text { Pours } \\ & \text { (min) } \\ & \hline \end{aligned}$ | $\%$ improve over serial |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | 2 | 0.0341 | 0.1151 | 0.1151 | -237.36 |
| 3 | 2 | 0.0469 | 0.1151 | 0.1151 | -145.60 |
| 4 | 2 | 0.0596 | 0.1151 | 0.1151 | -93.08 |
| 5 | 2 | 0.0724 | 0.1151 | 0.1151 | -59.07 |
| 6 | 2 | 0.0851 | 0.1151 | 0.1151 | -35.24 |
| 7 | 4 | 0.1151 | 0.1624 | 0.1151 | 0.00 |
| 8 | 4 | 0.1279 | 0.1624 | 0.1151 | 9.97 |
| 9 | 2 | 0.1234 | 0.1151 | 0.1151 | 6.69 |
| 10 | 2 | 0.1361 | 0.1151 | 0.1151 | 15.43 |
| 11 | 2 | 0.1489 | 0.1151 | 0.1151 | 22.67 |
| 12 | 4 | 0.1789 | 0.1624 | 0.1151 | 35.64 |
| 13 | 4 | 0.1916 | 0.1624 | 0.1151 | 39.92 |
| 14 | 4 | 0.2044 | 0.1624 | 0.1151 | 43.67 |
| 15 | 2 | 0.1999 | 0.1151 | 0.1151 | 42.40 |
| 16 | 4 | 0.2299 | 0.1624 | 0.1151 | 49.92 |
| 17 | 2 | 0.2254 | 0.1151 | 0.1151 | 48.92 |
| 18 | 2 | 0.2381 | 0.1151 | 0.1151 | 51.65 |
| 19 | 4 | 0.2681 | 0.1624 | 0.1151 | 57.06 |
| 20 | 2 | 0.2636 | 0.1151 | 0.1151 | 56.33 |
| 21 | 2 | 0.2764 | 0.1151 | 0.1151 | 58.34 |
| 22 | 2 | 0.2891 | 0.1151 | 0.1151 | 60.18 |
| 23 | 2 | 0.3019 | 0.1151 | 0.1151 | 61.86 |
| 24 | 4 | 0.3319 | 0.1624 | 0.1151 | 65.31 |
| 25 | 2 | 0.3274 | 0.1151 | 0.1151 | 64.83 |
| 26 | 4 | 0.3574 | 0.1624 | 0.1151 | 67.79 |
| 27 | 4 | 0.3701 | 0.1624 | 0.1151 | 68.90 |
| 28 | 2 | 0.3656 | 0.1151 | 0.1151 | 68.51 |

1) approximately three times the increase in the number of switch requirements;
2) changing one-clock flip-flops to two-clock flip-flops;
3) doubling the number of XOR gate requirements.

This will result in increased overhead when implementing highorder polynomials. Using the proposed polynomials to implement the double output realization, the number of switch requirements can be reduced.

## IV. Conclusion

A previous paper by Lowy defined a family of low-power LFSR's based on a switch minimization procedure and presented an excellent method to increase the throughput of the sequence generator. This paper, which was motivated by Lowy's paper, has pointed out the following advantages of using nonprimitive polynomials with two taps in implementing low power LFSRs: 1) the number of switch requirements is reduced from the order of $M+N$ to the order of $N$ and 2) the average percentage of distinct test patterns is around $91 \%$ for $2^{N+2}$ cycles. Our proposed polynomial works fairly well for
even-order polynomials and it works well for most of the seeds. A trial and testing is required for odd-order polynomials to get a good seed that generates the highest percentage of distinct patterns. Our developed software, written in C, is capable of performing this trial and testing job.

For larger sized LFSR's ( $N>8$ ), our structure consumes much less power than the conventional LFSR's. The percentage of power improvement ranges up to $68.51 \%$ for $N=28$, which is indeed an encouraging figure.

## References

[1] M. Lowy, "Parallel implementation of linear feedback shift registers for low power applications," IEEE Trans. Circuits Syst. II, vol. 43, pp. 458-466, June 1996.
[2] R. E. Ziemer and R. L. Peterson, Digital Communications and Spread Spectrum Systems. New York: Macmillan, 1985.
[3] R. E. Blahut, Theory and Practice of Error Control Codes. New York: Addison-Wesley, 1983, p. 79.

## Multiple-Input Neuron MOS Operational Amplifier for Voltage-Mode Multivalued Full Adders

Katsuhisa Ogawa, Tadashi Shibata, Tadahiro Ohmi, Motomu Takatsu, and Naoki Yokoyama


#### Abstract

A CMOS operational amplifier employing the multiple-input- terminal transistor called neuron MOSFET (or $\boldsymbol{\nu}$ MOS) as pair transistors has been developed. The circuit can perform a variety of analog voltage summation/subtraction operations in a very simple circuitry. The self-offset-cancellation capability has been implemented by a clocked $\nu$ MOS technique. As a result, high-accuracy voltage-mode signed-digit computation has become possible. The $\boldsymbol{\nu}$ MOS operational amplifier has been applied to build a carry-propagation-free multivalued full adder circuit based on the radix-4 seven-valued signed-digit number system. The circuit operation has been verified by test circuits fabricated by Tohoku University standard double-polysilicon CMOS process with a $3-\mu \mathrm{m}$ rule.


Index Terms- Carry-propagation-free adders, multiple-valued logic, neuron MOS.

## I. Introduction

Multivalued logic is now drawing considerable attention as a promising candidate for building future integrated circuits [1]-[4]. Reduction in the number of interconnects, increased memory capacity [5] per cell, and enhanced functionality per unit circuit are the attractive features. The carry-propagation-free addition by employing

Manuscript received March 31, 1997; revised August 17, 1997. This work was supported in part by the Ministry of Education, Science, Sports, and Culture under the Grant-in-Aid for Scientific Research (08405021) and by Scientific Research on Priority Areas, "Ultimate Integration of Intelligence on Silicon Electronic Systems." This paper was recommended by Associate Editor L. A. Akers.
K. Ogawa and T. Ohmi are with the Department of Electronic Engineering, Tohoku University Aza-Aoba, Aramaki, Aobaku, Sendai 980-77, Japan.
T. Shibata is with the Department of Information and Communication Engineering, University of Tokyo, Bunkyo-ku, Tokyo 113, Japan.
M. Takatsu and N. Yokoyama are with Fujitu Laboratories, Atsugi, 243-01, Japan.
Publisher Item Identifier S 1057-7130(98)06703-2.
a multivalued redundant signed-digit (SD) number system [6] is one of the most attractive features in enhancing the computational power of a system.
Multiply and accumulate is the most basic operation required in various signal processing algorithms, and enhancing its operational speed is highly essential. However, the propagation of ripple carries in conventional full adder circuitry is severely limiting the speed performance. The problem can be resolved by carry-look-ahead circuitries. However, the cost must be paid for increased circuit complexity. In contrast, multivalued addition algorithms using a redundant SD number system can give the opportunity to build carry-propagation-free full adders [6]. The radix-4 SD number system was first applied to build a $32 \times 32$-bit multiplier using multivalued current-mode circuitry [7], demonstrating an enhanced computational power with reduced transistor counts. The redundant binary (radix-2 SD system) was utilized in [8] and [9] with multivalued circuitry and in [10] with binary logic circuitry. A multiple-input-terminal device, neuron MOSFET ( $\nu \mathrm{MOS}$ ) [11], has been successfully applied to multivalued logic circuits [12], [13]. However, the addition of two voltage signals produces not a linear sum but a weighted average of the two due to the capacitance coupling principle of the $\nu \mathrm{MOS}$ operation. This is not very suited to build SD adders.
The purpose of this paper is to present a new architecture CMOS operational amplifier (op. amp.) designed for the first time using a pair of $\nu \mathrm{MOS}$ transistors in the input stage. Multiple input terminals are provided at both inverting and noninverting input terminals, thereby enabling linear voltage addition without voltage gain loss. A self-offset-cancellation operation has been introduced based on the clocked $\nu$ MOS circuitry [14] in order to guarantee high accuracy analog computation. The application of the $\nu$ MOS operational amplifier to multivalued SD full adders has been explored and is described in this article.

## II. Neuron MOS Operational Amplifier

A $\nu \operatorname{MOS}$ [11] is a regular MOS transistor except its gate electrode is made electrically floating and is capacitively coupled to multiple input terminals. Linear weighted summation of input voltage signals is carried out on the floating gate as a result of charge sharing among multiple capacitors and the transistor action is controlled by the weighted sum of input signals. When the weighted sum controls the on/off actions of the MOS, the device emulates the mathematical model of a neuron [15], thus bearing the name. When a $\nu \mathrm{MOS}$ is utilized in a source follower configuration, the result of summation can be read out as a voltage signal [11]. However, the result is the weighted average of multiple voltage signals and the linear addition cannot be performed. For this reason, we merged the $\nu \mathrm{MOS}$ technology into an operational amplifier circuitry, thus enabling the linear addition of multiple voltage signals.

The circuit diagram of a $\nu$ MOS op. amp. is given in Fig. 1(a). $\nu \mathrm{M} 1$ and $\nu \mathrm{M} 2$ represent $\nu \mathrm{MOS}$ transistors and are enhancementmode NMOS. If the floating gates of the $\nu \mathrm{MOS}(\nu \mathrm{M} 1$ and $\nu \mathrm{M} 2)$ are regarded as regular MOS gates, the circuit is a well-known CMOS op. amp. composed of a differential $V-I$ converter amplifier at the input stage and an $I-V$ converter amplifier in the second stage. An NMOS current sink is connected to the common source of the $\nu \mathrm{MOS}$ pair and two PMOS current sources are connected to their drains as load elements. They provide identical sink/source currents of $I_{0}$, thus making the total output current constant, namely $I^{+}+I^{-}=I_{0}$.

When $\phi_{F}^{+}=\phi_{F}^{-}$, the $V-I$ converter sources the bias current of $I^{+}=I^{-}=I_{0} / 2$ to the current mirror load consisting of NMOS M3 and M4. Here, M3 and M4 are sized so that their drain voltages V3 and V4 are biased to $V_{D D} / 2$ under the bias current. PMOS M5 and M6 serve as cascode load, thus minimizing the drain voltage


Fig. 1. (a) Circuit diagram of $\nu \mathrm{MOS}$ op. amp. (b) Equivalent diagram of $\nu$ MOS op. amp. in reset mode. (c) Equivalent diagram in operation mode.
variation in $\nu \mathrm{M} 1$ and $\nu \mathrm{M} 2$. The difference in the voltages $\phi_{F}^{+}$and $\phi_{F}^{-}$is amplified with a large voltage gain and appears at node V4. The new features of the circuit have been created by the capacitance coupling of the $\nu$ MOS input gates. This is explained by equivalent representations given in Fig. 1(b) and (c).
In the reset mode with SW1 and SW2 being turned on, the circuit becomes a voltage follower [Fig. 1(b)], and both $\phi_{F}^{+}$and $\phi_{F}^{-}$are reset to $V_{\text {ref }}$. This is the so-called imaginary short. At this moment, the inputs $V_{x}$ and $V_{y}$ are also biased to $V_{\text {ref }} . V_{\text {ref }}$ was set at $V_{D D} / 2$ in the present application. In the operation mode, SW1 and SW2 are turned off, and signals are applied to the $V_{x}$ and $V_{y}$ terminals [Fig. 1(c)]. Then the circuit becomes a noninverting amplifier and amplifies $\Delta \phi_{F}^{+}=\phi_{F}^{+}-V_{D D} / 2$ by the voltage gain of $\left(1+C_{e} / C_{f}\right)$. By setting $C_{x}=C_{y}$, we obtain $\Delta \phi_{F}^{+}=\left(\Delta V_{x}+\Delta V_{y}\right) / 2$. If we choose $C_{e}=C_{f}$, the voltage gain becomes 2 and $\Delta V_{\text {out }}=\Delta V_{x}+\Delta V_{y}$. Here, $\Delta \phi_{F}^{+}, \Delta V_{\text {out }}, \Delta V_{x}$, and $\Delta V_{y}$ all represent the deviations from the reference voltage $V_{\text {ref }}\left(=V_{D D} / 2\right)$.
In the above explanation, we assumed for simplicity that $C_{0}$, the parasitic coupling capacitance between the floating gate and the substrate ( p -well), is negligibly small as compared to input capacitances, i.e., $C_{x}=C_{y} \gg C_{0}$. However, this is not essential. In the case of nonnegligible $C_{0}$, it becomes $\Delta \phi_{F}^{+}=\gamma\left(\Delta V_{x}+\Delta V_{y}\right)$ where $\gamma=\left(C_{x}+C_{Y}\right) /\left(C_{0}+C_{X}+C_{Y}\right)$. We can obtain $\Delta V_{\text {out }}=$ $\Delta V_{x}+\Delta V_{y}$ by setting $C_{e} / C_{f}=1 / \nu-1$. The main component of $C_{0}$ is the MOS gate capacitance and is well-approximated by the gate oxide capacitance when the MOS is turned on. Therefore, it is regarded as a constant and is well taken into account in the design stage. In the circuit of Fig. 4, however, the effect of the parasitic capacitance $C_{0}$ was made negligibly small by taking $\nu=0.97$ and the ratio was set at $C_{e} / C_{f}=1$.


Fig. 2. Illustration of radix-4 SD addition algorithm. (a) Algorithm for radix-4 SD redundant full adder. (b) Two-bit carry signals, $C_{\alpha i}$ and $C_{\beta i}$, representing carry $C_{i}$.


Fig. 3. Block diagram of $\nu$ MOS SD full adder circuit.
In this circuit, a well-known auto zeroing technique in comparators has been employed and merged into the $\nu$ MOS differential pair to achieve a self-offset-cancellation capability. Since only the voltage difference from $V_{\text {ref }}$ is amplified after the offset cancellation, the offset is not amplified. Only a small offset error remaining in the reset cycle appears in the final summation results.

It should be noted here that this offset error does not propagate to the following stage. This is because the following stage $\nu$ MOS op. amp. circuit also amplifies only the difference signal. This is important for carrying out multivalued logic operations in multiple cascaded stages because the offset error neither propagates nor accumulates. Although the offset error is eliminated by the self-offset-cancellation operation, the gain error cannot be canceled and propagates and accumulates from stage to stage. However, the accurate gain adjustment is rather easy in the op. amp. circuitry because the gain is determined solely by the capacitance ratio. In contrast, the accurate matching of pair transistors characteristics for eliminating offset is not so easy. We believe this is the most important


Fig. 4. (a) Circuit diagram of six-input $\nu$ MOS op. amp. designed for SD full adder and (b) its equivalent representation.


Fig. 5. Photomicrograph of a test circuit of $\nu$ MOS SD adder fabricated by $3-\mu \mathrm{m}$ double-poly CMOS process (Tohoku University Lab. standard processing).
feature of the $\nu$ MOS op. amp. in the application to multivalued logic gates handling large radix numbers.

## III. Application to Carry-Propagation-Free Multiple-Valued Full Adder

The algorithm for the radix-4 SD redundant full adder is illustrated in Fig. 2(a). Two input variables $X_{i}$ and $Y_{i}$, taking values between


Fig. 6. Measured waveform of $\nu$ MOS op. amp. SD adder.
$\pm 3$, are summed up, yielding the linear sum $Z_{i}$ between $\pm 6$. The intermediate sum $W_{i}$ is generated either by subtracting 4 from $Z_{i}$ or adding 4 to $Z_{i}$, thus limiting the range of $W_{i}$ to within $\pm 2$. At the same time, the carry $C_{i}$ of $\pm 1$ is generated and sent to the upper digit. As a result, the sum of $W_{i}+C_{i-1}$ never exceeds the range of $\pm 3$, and therefore, carries do not propagate beyond the neighbor. In our $\nu \mathrm{MOS}$ implementation, the carry $\pm 1$ is represented by 2-bit binary signals, $C \alpha_{i}$ and $C \beta_{i}$, as shown in Fig. 2(b).

Fig. 3 illustrates the organization of a $\nu$ MOS full adder by a block diagram. The $\nu$ MOS SD adder consists of a six-input $\nu$ MOS op. amp. while the carry detector consists of two $\nu$ MOS comparators. The $\nu$ MOS comparator consists of a single stag $\nu \mathrm{MOS}$ inverter followed by two stages of regular CMOS inverters as shown in the figure.

The circuit diagram for the six-input $\nu$ MOS op. amp. designed for the SD adder is illustrated in Fig. 4(a). The final sum $S_{i}$ is calculated as

$$
\begin{equation*}
S_{i}=X_{i}+Y_{i}-4 C_{i}+C_{i-1} \tag{1}
\end{equation*}
$$

$X_{i}$ and $Y_{i}$ are two SD numbers to be added, taking values from -3 to +3 . A voltage step of $V_{D D} / 15$ is assigned to the separation between logic levels. The variable 0 is represented by the DC level of $V_{D D} / 2$. $X_{i}$ and $Y_{i}$ are both coupled to the $\nu$ MOS floating gate via $C_{x}$ and $C_{y}$ with an identical coupling capacitance of $C$. The carry signals, $C \alpha_{i-1}$ and $C \beta_{i-1}$, are binary signals representing the carry from the lower digit and need to be added to $S_{i}$ with weights equivalent to the unit of the logic level. Therefore, the coupling capacitors are made $1 / 15$ of $C . C \alpha_{i}$ and $C \beta_{i}$ are the carry signals representing $C_{i}$ and must be subtracted from $S_{i}$ with a weighting factor of four. Therefore, the coupling capacitors are made four times larger than

those for $C \alpha_{i-1}$ and $C \beta_{i-1}$ and inverted binary signals are coupled to the floating gate. The total of six input coupling capacitors was designed as approximately equal to 700 fF which is much larger than the gate oxide capacitance of $\nu \operatorname{MOS} 1(\nu \mathrm{M} 1)$ of 25 fF .

The unit logic level of $V_{D D} / 15$ is determined in the following manner. Since the maximum logic level of $S_{i}$ can be 13 before reducing $C_{i}$, at least 13 voltage levels need to be handled on the floating gate. Adding two more levels as margins to the voltage rails requires $V_{D D}$ to be divided into 15 unit logic levels. After $C_{i}$ reduction, $S_{i}$ takes a voltage between $1.5-3.5 \mathrm{~V}$ for 5 V supply where excellent linearity of the $\nu$ MOS op. amp. in the noninverting amplifier configuration is preserved.

The $\nu \mathrm{MOS}$ op. amp. in the operation mode is represented in Fig. 4(b) as an equivalent circuit. All input variables are difference signals from $V_{\mathrm{ref}}\left(=V_{D D} / 2\right)$ and $\Delta \phi_{F}^{+}$are determined as

$$
\begin{equation*}
\Delta \phi_{F}^{+}=\frac{C\left[\left(\Delta X_{i}+\Delta Y_{i}\right)+\frac{4}{15} \Delta \bar{C}_{i}+\frac{1}{15} \Delta C_{i-1}\right]}{\frac{40}{15} C} \tag{2}
\end{equation*}
$$

Both $\Delta \overline{C_{i}}$ and $\Delta C_{i-1}$ take the value of $-V_{D D}, 0$ or $V_{D D}$. If we determine the ratio of the feedback capacitances $C_{e} / C_{f}$ as $1+C_{e} / C_{f}$ $=40 / 15$, it cancels the factor in the denominator of (2) and we obtain the final sum $S_{i}$ as in (1). In this manner the SD adder is implemented by a single multi-input $\nu$ MOS op. amp.

A photomicrograph of a test circuit of the $\nu$ MOS op. amp. SD adder is shown in Fig. 5. The circuit was fabricated by Tohoku University standard double-polysilicon CMOS process with a $3-\mu \mathrm{m}$ layout rule. The measured results are demonstrated in Fig. 6 for three
different values of the carry from the lower digit, i.e., $C_{i-1}=+1$, 0 and -1 . The circuit behaves exactly as expected.

The circuit performance was compared in terms of speed and power among various implementations: a radix- 4 seven-valued SD full adder by $\nu$ MOS op. amp., that by MV current-mode circuitry [7], and the binary logic implementation of a radix-4 six-valued SD full adder composed of two radix- 2 three-valued SD full adders [10]. HSPICE simulation was carried out on each circuit assuming a $0.8-\mu \mathrm{m}$ CMOS process. The delay times were $1.7,2.3$, and 1.6 ns, and power dissipation was $1.7,2.51$, and 3.26 mW , for $\nu \mathrm{MOS}$, current mode, and binary implementations, respectively. The powerdelay product is the smallest for the $\nu$ MOS implementation. The transistor counts were 46, 53, and 96, respectively. Again, $\nu$ MOS yields the smallest number, but it needs 12 capacitors. The area of $\nu$ MOS implementation is largely depends on the coupling capacitor design as shown in Fig. 5.

## IV. Conclusions

An analog voltage summation circuitry has been developed using $\nu$ MOS concepts in an operational amplifier configuration. As a result, a carry-propagation-free multivalued full adder circuit based on the radix-4 seven-valued signed-digit number system has been implemented by a very simple circuit configuration. Moreover, the self-offset-cancellation capability of the $\nu$ MOS op. amp. has greatly enhanced the accuracy of analog computation. Namely, the output offset voltage appearing in a multivalued logic gate does not increase with the increase in the number of input terminals and the output offset does not propagate to the next stage, thus making it very promising for implementing multivalued logic integrated circuits. Although we have achieved a high-accuracy multivalued logic computation, the data definitely need some quantization stages in the course of multiple stage processing for restoring the properly quantized levels. For this purpose the quantizer circuit described in [13] gives a good solution.

## Acknowledgment

A part of this work was carried out in the Super Clean Room of Laboratory for Electronic Intelligence Systems, Research Institute of Electrical Communication, Tohoku University, Sendai, Japan.

## References

[1] K. C. Smith, "The prospects for multivalued logic systems," IEEE Trans. Comput., vol. C-26, pp. 619-634, Sept. 1981.
[2] M. Kameyama, T. Hanyu, and T. Higuchi, "Design and implementation of quaternary NMOS integrated circuits for pipelined image processing," IEEE J. Solid-State Circuits, vol. SC-22, no. 1, pp. 20-27, 1987.
[3] D. Etiemble and M. Israel, "Comparison of binary and multivalued IC's according to VLSI criteria," Computer, pp. 28-42, 1988.
[4] M. Kameyama, S. Kawahito, and T. Higuchi, "A multiplier chip with multiple-valued bidirectional current-mode logic circuits," Computer, pp. 43-56, 1988.
[5] M. Bauer, R. Alexis, G. Atwood, B. Baltar, A. Fazio, K. Frary, M. Hensel, M. Ishac, J. Javanifard, M. Landgraf, D. Leak, K. Loe, D. Mills, P. Ruby, R. Rozman, S. Sweha, S. Talreja, and K. Wojciechowski, "A multilevel-cell 32Mb flash memory," in ISSCC Dig. Tech. Papers, TA7.7, pp. 132-133, 351, 1995.
[6] A. Avizienis, "Signed-digit number representation for parallel arithmetic," IRE Trans. Electron Comput., vol. EC-10, pp. 389-400, 1961.
[7] S. Kawahito, M. Kameyama, T. Higuchi, and H. Yamada, "A $32 \times 32-$ bit multiplier using multiple-valued MOS current-mode circuit," IEEE J. Solid-State Circuits, vol. 23, no. 1, pp. 124-132, 1988.
[8] S. Kawahito, M. Kameyama, and T. Higuchi, "Multiple-valued radix2 signed-digit arithmetic circuits for high-performance VLSI systems," IEEE J. Solid-State Circuits, vol. 25, no. 1, pp. 125-131, 1990.
[9] T. Hanyu, A. Mochizuki, and M. Kameyama, "A 1.5 V -supply 200 MHz pipelined multiplier using multiple-valued current-mode MOS differential logic dircuits," in ISSCC Dig. Tech. Papers, FP19.2, 1995, pp. 314-315.
[10] H. Makino, Y. Nakase, and H. Shinohara, "A 8.8ns $54 \times 54$-bit multiplier using new redundant binary architecture," in IEEE Proc. Int. Conf. Computer Design, 1993, pp. 202-205.
[11] T. Shibata and T. Ohmi, "A functional MOS transistor featuring gatelevel weighted sum and threshold operations," IEEE Trans. Electron Devices, vol. 39, pp. 1444-1455, June 1992.
[12] T. Shibata and T. Ohmi, "Neuron MOS voltage-mode circuit technology for multi-valued logic," IEICE Trans. Electronics, vol. E76-C, no. 3, pp. 347-359, 1993.
[13] R. Au, T. Yamashita, T. Shibata, and T. Ohmi, "Neuron-MOS multiplevalued memory technology for intelligent data processing," in ISSCC Dig. Tech. Papers, FA16.3, 1994, pp. 270-271.
[14] K. Kotani, T. Shibata, M. Imai, and T. Ohmi, "Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment," in ISSCC Dig. Tech. Papers, FA19.5, 1995, pp. 320-321, 388.
[15] W. S. McCulloch and W. Pitts, "A logical calculus of the ideas immanent in nervous activity," Bull. Math. Biophys., vol. 5, pp. 115-133, 1943.

# Further Results for Noise in Active $R C$ and MOSFET-C Filters 

G. Efthivoulidis, L. Tóth, and Y. P. Tsividis


#### Abstract

Noise due to resistors and op amps in active $R C$ and MOSFET-C filters is considered. Bounds for the signal-to-resistive noise ratio and signal-to-op amp noise ratio in state-space filters are given.


## I. InTRODUCTION

The signal-to-noise ratio is limited in active integrated filters due to technological restrictions and inherent limitations of active circuits. For this reason, there has been a considerable effort to characterize this quantity and investigate its fundamental limits [1]-[6].

Classical results on active filter noise are applicable to integrated filters (cf. [7]-[12]; many more references can be found in [5]). Noise in state-space active filters has been analyzed with the statespace method, and the optimal value of signal-to-noise ratio of these filters has been found [4]. Bounds for signal-to-noise ratio in transconductor-C filters are given in [4] and [6].
The noise due to resistors in active $R C$ and MOSFET-C filters of arbitrary topology with power dissipation constraint has been examined in [5], where a bound for signal-to-noise ratio is given. In this brief we expand our results to the practically relevant case of limited total on-chip capacitance. In addition, we consider the noise due to operational amplifiers.

Manuscript received December 16, 1996; revised October 6, 1997. This paper was recommended by Associate Editor P. E. Allen.
G. Efthivoulidis is with the Department of Electrical and Computer Engineering, National Technical University of Athens, Zographou 15773, Athens, Greece.
L. Tóth is with the Department of Electromagnetic Theory, Technical University of Budapest, 1111 Budapest XI, Hungary.
Y. P. Tsividis is with the Department of Electrical Engineering, Columbia University, New York, NY 10027 USA.

Publisher Item Identifier S 1057-7130(98)06713-5.

