

# Current Drive Enhancement by Using High-Permittivity Gate Insulator in SOI MOSFET's and Its Limitation

著者	大見忠弘
journal or	IEEE Transactions on Electron Devices
publication title	
volume	43
number	3
page range	431-435
year	1996
URL	http://hdl.handle.net/10097/48002

doi: 10.1109/16.485657

# Current Drive Enhancement by Using High-Permittivity Gate Insulator in SOI MOSFET's and its Limitation

Hisayuki Shimada, Member, IEEE, and Tadahiro Ohmi, Member, IEEE

Abstract—Speed enhancement effect by using high-permittivity gate insulator in SOI MOSFET and its limitation were investigated by two-dimensional device simulator and circuit simulator. The SOI structure is suitable to have excellent current drive by using high-permittivity gate insulator. Although the gate capacitance increases as a function of its dielectric constant, the current drive does not increase proportionally due to the inversion capacitance. According to the simulation results of the delay time, when the pulse waveforms driven by a CMOS inverter are propagated through 1mm-long interconnects, the delay time significantly reduces at the dielectric constant value of around 25  $(Ta_2O_5)$ . Thus, it is worthwhile using  $Ta_2O_5$  for gate insulator to achieve high-speed operation. Furthermore, the reduction of source parasitic series resistance is a key issue to realize the highest current drive by using high-permittivity gate insulator in SOI MOSFET.

#### I. INTRODUCTION

**H**IGHER operation speed in a system is being required continuously. In a microprocessor equipped with a huge number of long interconnects as well as transistors, Bi-CMOS configuration has been mainstream in 1990's owing to its high current drive. As ULSI device structure becomes complicated, however, the number of Bi-CMOS process steps terribly increases. Furthermore, as supply voltage becomes lower, bipolar devices, whose switching threshold voltage is governed by the potential barrier of p-n junction, have a serious problem of degrading their current drive. In the next generation, full CMOS configuration will be desirable [1], [2]. One promising proposal to increase the current drive of ultrasmall MOSFET's is to use a high-permittivity gate insulator. But, the usefulness and limitation of high-permittivity gate insulator instead of SiO<sub>2</sub> has not yet been presented in detail.

In order to realize ultra-high-speed microprocessors with around 10-GHz clock rate, the use of a metal substrate instead of Si substrate is essential. The pulse waveforms with 100-ps pulse width are seriously degraded after propagating through 1mm-long interconnect due to the power consumption in Si substrate [3]. As the skin depth,  $(2/\mu\omega\sigma)^{1/2}$ , of electromagnetic waves constituting voltage pulse becomes smaller than Si substrate thickness, a guided wave propagation along

Publisher Item Identifier S 0018-9383(96)01729-7.

High-Permittivity Gale Insulator Metal Substrate

VDD

Metal Gate Electrode

Vout

Fig. 1. Schematic cross section of SOI CMOS on metal substrate.

Vss

**Buried Insulato** 

the interconnect occurs instead of plane wave propagation with accompanying longitudinal electric field component in Si substrate resulting in severe attenuation of the signal. Since the resistivity of metal is orders of magnitude lower than Si, such attenuation can be kept at an acceptable level. The metal substrate is inevitable for high-speed operation around 10-GHz clock rate. But, even if a metal substrate structure is introduced to ULSI, the voltage pulse of less than 50 ps cannot be transferred without attenuation because of the skin depth effect [2].

When metal substrate is employed, the device structure should be SOI (Si on Insulator). The ultra-thin SOI MOSFET is a candidate for the devices in a sub-halfmicron regime owing to the suppression of the short-channel effect [4], [5] and many other attractive advantages [6]–[8]. Furthermore, it was reported that the use of aluminum ( $\rho$ : 2.76  $\mu\Omega \cdot cm$ ) instead of heavily doped poly-silicon ( $\rho$ : 500  $\mu\Omega \cdot cm$ ) for gate electrode material is effective for high-speed driving of long interconnects [9].

Another problem of ULSI devices in microprocessor is power consumption. This factor limits the critical dimension of ULSI devices instead of material properties. Since it is necessary that the heat generated in the active regions of the MOSFET is immediately removed away, AlN, which has high heat conductivity ( $\lambda$ : 250 W/mK), is used for buried insulator instead of SiO<sub>2</sub>( $\lambda$ : 1.4 W/mK). In addition, AlN film has compatibility with the thermal expansion coefficient of Si. High-permittivity gate insulator, metal gate electrode SOI

0018-9383/96\$05.00 © 1996 IEEE



Manuscript received May 25, 1995; revised September 29, 1995. The review of this paper was arranged by Editor D. P. Verret.

H. Shimada is with the Department of Electronics, Faculty of Engineering, and the Laboratory for Electronic Intelligent Systems, Research Institute of Electrical Communication, Tohoku University, Sendai 980-77, Japan.

T. Ohmi is with the Department of Electronics, Faculty of Engineering, Tohoku University, Sendai 980-77, Japan.



Fig. 2. Cross section of the simulated n-type and p-type MOSFET structure.  $T_g = 5 \text{ nm}$ ,  $T_{si} = 10 \text{ nm}$ ,  $T_b = 1 \mu \text{m}$ .  $V_{dd} = 1.0 \text{ V}$ ,  $V_{th} = +0.3 \text{ V}$  (n-MOS) / -0.3 V (p-MOS).  $W/L = 1.0 \mu \text{m}/0.1 \mu \text{m}$ . LDD concentration for n-type MOSFET is  $1 \times 10^{19} \text{ cm}^{-3}$ .

CMOS on metal substrate, promising the operation speed of 10-GHz clock rate, is shown in Fig. 1.

In this paper, as the first step to realize metal substrate SOI MOSFET with high-permittivity gate insulator, the enhancement effect of current drive by using high-permittivity gate insulator in metal substrate SOI MOSFET and its limitation were investigated.

### **II. SIMULATED CONDITIONS**

The structure of the simulated n-type and p-type SOI MOS-FET on metal substrate is shown in Fig. 2. These parameters were selected to enlarge the current drive and suppress the short-channel effect. The channel length and width are 0.1  $\mu$ m and 1.0  $\mu$ m, respectively, if not mentioned below. The channel doping concentration is set at  $1 \times 10^{14}$  cm<sup>-3</sup> for both n-type and p-type transistor cases in order to suppress the carrier mobility degradation due to the impurity scattering [10]. The thicknesses of gate insulator, SOI film, and buried insulator were fixed at 5.0 nm, 10.0 nm, and 1.0  $\mu$ m, respectively. As the buried insulator thickness increases, the current drive becomes larger [11]. The decrease of SOI film thickness leads to good subthreshold characteristics [12], [13]. Thus, the control of the channel doping concentration and the buried insulator thickness enlarges the current drive, and that of SOI film thickness suppresses the punchthrough current. The supply voltage  $(V_{dd})$  is 1.0 V. The dielectric constant of the gate insulator varies from 3.9 to 100. Threshold voltage is defined as the gate voltage at which a tangent line with maximum slope to the  $I_{ds} - V_{qs}$  characteristics in the linear region crosses the  $V_{as}$  axis. The work functions of gate metal were selected so that the threshold voltages for n-type and p-type MOSFET's become +0.3 V and -0.3 V, respectively. It is necessary to develop the fabrication technology of mid-gap material for gate electrode in order to control the threshold voltage [14].

Asymmetric lightly-doped drain (LDD) structure [15] and single drain (SD) structure were used for n-type and p-type MOSFET, respectively. In particular, n-type MOSFET has a slightly overlapped LDD structure [16] without the operation of the parasitic bipolar transistor [17] and with the maximum current drive. In this work, simulations were performed by a twodimensional device simulator, VENUS-2D/B, in which drift-diffusion model was implemented, and by a circuit simulator, HSPICE. In this device simulation, the model does not take into account the contact resistance.

# **III. RESULTS AND DISCUSSIONS**

The I-V characteristics of n-type SOI MOSFET and n-type bulk MOSFET with Ta<sub>2</sub>O<sub>5</sub> for gate insulator are shown in Fig. 3. Their threshold voltages are set at +0.3 V. As shown in the inset of Fig. 4, in bulk MOSFET (Epi structure) [18], substrate impurity concentration, ground plain concentration and junction depth are  $1 \times 10^{14}$  cm<sup>-3</sup>,  $1 \times 10^{18}$  cm<sup>-3</sup> and 10 nm, respectively. In Fig. 3(b), the drain-source voltage is 0.1 V. Although S factors of SOI MOSFET and bulk MOSFET are 65 mV/d., saturation drain current of SOI MOSFET is twice as large as that of bulk MOSFET. Fig. 4 shows the channel depth profile of electron concentration for n-type SOI MOSFET and n-type bulk MOSFET with Ta<sub>2</sub>O<sub>5</sub> for gate insulator. This distribution is located at the center of the channel, and the origin of x-axis indicates the interface between  $Ta_2O_5$  and Si. For SOI device, electron is widely distributed in SOI layer [19], while for bulk device, it is just gathered in the channel surface. Namely, in the case of 0.1- $\mu$ m channel bulk MOSFET with Epi structure, the increase of the potential at the bottom of epi layer is suppressed due to a punchthrough stopper, resulting in its poor current drive. Thus, SOI structure is sufficient to obtain the effect on Ta<sub>2</sub>O<sub>5</sub> gate insulator.

Fig. 5 shows the dependence of threshold voltage and subthreshold swing on the channel length with SiO<sub>2</sub> ( $\epsilon r$ : 3.9) and Ta<sub>2</sub>O<sub>5</sub> ( $\epsilon r$ : 25) for gate insulator. For Ta<sub>2</sub>O<sub>5</sub>, the short-channel effect is sufficiently reduced even when channel length is in the sub-0.1-  $\mu$ m range. It is because the controllability of the charge under Ta<sub>2</sub>O<sub>5</sub> is better than that under SiO<sub>2</sub>. Fig. 6 shows the saturation drain current vs. dielectric constant of gate insulator for n-type MOSFET with 0.1-  $\mu$ m channel length. The threshold voltages of n-type MOSFET having various gate insulators are fixed at +0.30 ± 0.03 V. As the dielectric constant increases, the saturation drain current becomes larger. The use of high-permittivity gate insulator is not only to suppress the short-channel effect but also to enlarge



Fig. 3. I-V characteristics of n-type Ta<sub>2</sub>O<sub>5</sub>/SOI and Ta<sub>2</sub>O<sub>5</sub>/bulk MOSFET. (a) Id-Vd characteristics;  $V_{gs}$  is ranged from 0.4 V to 1.0 V stepped by 0.2 V. (b) Id-Vg characteristics;  $V_{ds} = 0.1$  V. Channel width and length are set at 1.0  $\mu$ m and 0.1  $\mu$ m, respectively. Threshold voltages of SOI and bulk MOSFET are 0.3 V.



Fig. 4. Depth distribution of electron concentration in the center of channel for n-type SOI and n-type bulk MOSFET.  $V_{ds} = V_{gs} = 1.0$  V.



Fig. 5. Dependence of threshold voltage and subthreshold swing on effective channel length for n-type SOI MOSFET with  $Ta_2O_5$  or  $SiO_2$  for gate insulator.

the current drive without their trade-off relation. However, the current drive does not increase linearly and does not agree with the usual theory [20]. The result suggests that the current drive enhancement is limited by the increase of gate capacitance. It is considered that the inversion capacitance cannot be neglected as the gate capacitance increases.

The gate insulator thickness and the inversion layer width converted in  $SiO_2$  thickness as a function of the dielectric constant are shown in Fig. 7. The higher permittivity gate



Fig. 6. Dependence of saturation drain current on dielectric constant of gate insulator. Channel length is 0.1  $\mu$ m. Circle shows simulation results and dashed line shows usual theory.



Fig. 7. Gate insulator thickness and inversion layer width converted in SiO<sub>2</sub> thickness versus dielectric constant of gate insulator. Channel length is 0.1  $\mu$ m.

insulator makes the inversion charge density higher and the inversion layer width more narrow. This means that the large gate electric field induces a large amount of the inversion charges and strongly attracts the charge. This data shows that as the dielectric constant of gate insulator becomes larger, the inversion layer width cannot be ignored and then the inversion capacitance becomes the dominant factor. Fig. 8 shows the relationship between the effective gate capacitance and the dielectric constant of gate insulator. This characteristics almost matches with the trend in Fig. 6. It suggests that the reason of degraded current drive is the potential drop in the inversion layer.

In general, as SOI film thickness is reduced, source/drain series resistance of SOI MOSFET's becomes severe, especially



Fig. 8. Effective gate capacitance as a function of dielectric constant of gate insulator. Channel length is 0.1  $\mu$ m.



Source/Drain Extension Length (µm)

Fig. 9. Saturation drain current as a function of source/drain extension length. p-type MOSFET having  $Ta_2O_5$  or  $SiO_2$  for gate insulator was simulated. Channel length is 0.1  $\mu$ m.

for p-type MOSFET [21]-[23]. Fig. 9 shows the saturation drain current for p-type MOSFET as a function of source/drain. extension length. The extension length is defined as the distance between the gate insulator edge and the source/drain metal contact edge. The increase of the extension length significantly degrades the current drive due to the negative feedback effect [19] of source parasitic series resistance. When the extension length is 1.0  $\mu$ m, the decrease ratio of the saturation drain current for Ta<sub>2</sub>O<sub>5</sub> is 40% of the saturation drain current of p-type MOSFET with null extension length. Moreover, the current drive degradation for Ta<sub>2</sub>O<sub>5</sub> is more remarkable than that for SiO<sub>2</sub>. For Ta<sub>2</sub>O<sub>5</sub>, the negative feedback effect of source resistance is significant because of the large amount of current drive, that is, an extremely low channel resistance, and therefore the reduction of the parasitic resistance is crucial.

Fig. 10 shows the propagation delay time for a CMOS inverter as a function of the dielectric constant of gate insulator, when the load capacitance is 0.1 pF. This load capacitance of



Fig. 10. Propagation delay time for CMOS inverter as a function of the dielectric constant of gate insulator when load capacitance is set at 0.1 pF. The parasitic capacitance of 1-mm interconnect is 0.1 pF.  $L_n/L_p = 0.1 \,\mu\text{m}/0.1 \,\mu\text{m}$ .  $W_n/W_p = 1.0 \,\mu\text{m}/2.1 \,\mu\text{m}$ .

0.1 pF means the parasitic capacitance of 1mm-long interconnect. In this case, the channel width of p-type MOSFET is selected as the one where the on-currents of both, n-type and p-type MOSFET's, have the same value. With the increase of dielectric constant of gate insulators, the propagation delay time becomes significantly shorter around  $\epsilon r = 25$  (Ta<sub>2</sub>O<sub>5</sub>), and then does not decrease significantly for larger values of the dielectric constant. The current drive enhancement effect by using high-permittivity gate insulator is saturated when the dielectric constant is greater than 25 due to the inversion capacitance. The use of Ta<sub>2</sub>O<sub>5</sub> for gate insulator is a key issue to achieve ultra-high-speed performance of SOI CMOS.

#### **IV.** CONCLUSION

The structure of high-permittivity gate insulator SOI CMOS on metal substrate is proposed. Compared with bulk structure, SOI structure is sufficient to have high current drive. SOI MOSFET with Ta<sub>2</sub>O<sub>5</sub> ( $\epsilon r$ : 25) for gate insulator has extralarge current drive, thus resulting in the ultra-high-speed response. Although the dielectric constant becomes greater than 25, the current drive enhancement effect is limited by inversion layer capacitance. Moreover, it is crucial to realize this high current drive by reducing the negative feedback effect of source resistance in high-permittivity gate insulator MOSFET case.

# ACKNOWLEDGMENT

Part of this study was carried out at the Super Clean Room of Laboratory for Electronic Intelligent System, Research Institute of Electrical Communication, Tohoku University.

#### REFERENCES

- K. Shimohigashi and K. Seki, "Low-voltage ULSI design," *IEEE J. Solid-State Circuits*, vol. 28, no. 4, pp. 408–413, 1993.
- [2] T. Ohmi, "Trends for future silicon technology," Jpn. J. Appl. Phys., vol. 33, no. 12B, pp. 6747–6755, 1994.

- [3] T. Ohmi, S. Imai, and T. Hashimoto, "VLSI interconnects for ultra high speed signal propagation," in *Proc. 5th Int. IEEE VLSI Multilevel Interconnection Conf.*, pp. 261–267, 1988.
- [4] K. Kotani, T. Ohmi, S. Shimonishi, T. Migita, H. Komori, and T. Shibata, "Self-aligned aluminum-gate MOSFET's having ultra-shallow junctions formed by 450°C furnace annealing," *IEICE Trans. Electron.*, vol. E76-C, no. 4, pp. 541–547, 1993.
- [5] S. Vceraraghavan and J. G. Fossum, "Short-channel effects in SOI MOSFET's," *IEEE Trans. Electron Devices*, vol. 36, no. 3, pp. 522–528, 1989.
- [6] K. K. Young, "Short-channel effect in fully depleted SOI MOSFET's," *IEEE Trans. Electron Devices*, vol. 36, no. 2, pp. 399–402, 1989.
  [7] J. C. Sturm, K. Tokunaga, and J.-P. Colinge, "Increased drain saturation
- [7] J. C. Sturm, K. Tokunaga, and J.-P. Colinge, "Increased drain saturation current in ultra-thin silicon-on-insulator (SOI) MOS transistors," *IEEE Electron Device Lett.*, vol. 9, no. 9, pp. 460–463, 1988.
- [8] M. Yoshimi, H. Hazama, M. Takahashi, S. Kambayashi, and H. Tango, "Observation of mobility enhancement in ultra-thin SOI," *Electron. Lett.*, vol. 24, no. 17, pp. 1078–1079, 1988.
  [9] J.-P. Colinge, "Hot-electron effects in silicon-on-insulator n-channel
- [9] J.-P. Colinge, "Hot-electron effects in silicon-on-insulator n-channel MOSFET's," *IEEE Trans. Electron Devices*, vol. ED-34, no. 10, pp. 2173–2177, 1987.
- [10] K. Yamaguchi, "A mobility model for carriers in the MOS inversion layer," *IEEE Trans. Electron Devices*, vol. ED-30, no. 6, pp. 658–663, 1983.
- [11] H.-K. Lim, and J. G. Fossum, "Current-voltage characteristics of thinfilm SOI MOSFET's in strong inversion," *IEEE Trans. Electron Devices*, vol. ED-31, no. 4, pp. 401–408, 1984.
- [12] D. J. Wouters, J.-P. Colinge, and H. E. Maes, "Subthreshold slop in thin-film SOI MOSFET's," *IEEE Trans. Electron Devices*, vol. ED-37, no. 9, pp. 2022–2033, 1990.
- [13] H.-O. Joachim, Y. Yamaguchi, K. Ishikawa, N. Kotani, T. Nishimura, and K. Tsukamoto, "Two-dimensional device simulation of 0.1 μm thinfilm SOI MOSFET's," *IEICE Trans. Electron.*, vol. E75-C, no. 12, pp. 1498–1505, 1992.
- [14] J.-M. Hwang and G. Pollack, "Novel polysilicon/TiN stacked-gate structure for fully-depleted SOI/CMOS," in *IEDM Tech. Dig.*, pp. 345–347, 1992.
- [15] T. Horiuchi, T. Homma, Y. Murao, and K. Oumura, "An asymmetric sidewall process for high, performance LDD MOSFET's," *IEEE Trans. Electron Devices*, vol. 41, no. 2, pp. 186–190, 1994.
- [16] Y. Omura, S. Nakashima, K. Izumi, and T. Ishii, "0.1-µm-gate, ultra thin-film CMOS devices using SIMOX substrate with 80-nm-thick buried oxide layer," in *IEDM Tech. Dig.*, pp. 675–678, 1991.
- [17] J.-Y. Choi and J. G. Fossum, "Analysis and control of floating-body bipolar effects in fully depleted submicrometer SOI MOSFET's," *IEEE Trans. Electron Devices*, vol. 38, no. 6, pp. 1384–1391, 1991.
  [18] C. Fiegna, H. Iwai, T. Wada, M. Saito, E. Sangiorgi, and B. Ricco, "Scal-
- [18] C. Fiegna, H. Iwai, T. Wada, M. Saito, E. Sangiorgi, and B. Ricco, "Scaling the MOS transistor below 0.1 μm: methodology, device structures, and technology requirements," *IEEE Trans. Electron Devices*, vol. 41, no. 6, pp. 941–951, 1994.
- [19] F. Balestra, S. Cristoloveanu, M. Benachir, J. Brini, and T. Elewa, "Dual-gate silicon-on-insulator transistor with volum inversion: a new device with greatly enhanced performance," *IEEE Electron Device Lett.*, vol. EDL-8, no. 9, pp. 410–412, 1987.
- [20] S. M. Sze, Physics of Semiconductor Devices, 2d ed. New York: Wiley, 1981.
- [21] L. T. Su, M. J. Sherony, H. Hu, J. E. Chung, and D. A. Antoniadis, "Optimization of series resistance in sub-0.2 μm SOI MOSFETs," in *IEDM Tech. Dig.*, pp. 723–726, 1993.
- [22] J. M. Hwang, R. Wise, E. Yee, T. Houston, and G. P. Pollack, "Ultra-thin film SOI/CMOS with selective-epi source/drain for low series resistance, high drive current," in 1994 Symp. on VLSI Technol. Tech. Dig., 1994, pp. 33–34.

[23] M. Chan, F. Assaderaghi, S. A. Parke, C. Hu, and P. K. Ko, "Recessedchannel structure for fabricating ultra-thin SOI MOSFET with low series resistance," *IEEE Electron Device Lett.*, vol. 15, no. 1, pp. 22–24, 1994.



**Hisayuki Shimada** (M'95) was born in Nagano, Japan, on February 26, 1967. He received the B.S., M.S., and Ph.D. degrees in electronic engineering from Tohoku University in 1990, 1992, and 1995, respectively.

He is now a Research Fellow of the Japan Society for the Promotion of Science. He is researching advanced lithography process technology and high-performance ULSI devices technology in the Department of Electronic Engineering at Tohoku University.

Dr. Shimada is a member of the Institute of the Electronics, Information and Communication Engineers of Japan.



**Tadahiro Ohmi** (M'81) was born in Tokyo, Japan, on January 10, 1939. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from Tokyo Institute of Technology, Tokyo, in 1961, 1963, and 1966, respectively.

Prior to 1972, he served as a Research Associate in the Department of Electronics, Tokyo Institute of Technology, where he worked on Gunn diodes such as velocity overshoot phenomena, multi-valley diffusion and frequency limitation of negative differential mobility due to an electron transfer in the

multi-valleys, high field transport in semiconductors such as unified theory of space-charge dynamics in negative differential mobility and block oscillators, and dynamics in injection layers. He is presently a Professor in the Department of Electronics, Faculty of Engineering, Tohoku University, where he is engaged in research on high-performance ULSI such as ultra high-speed ULSI; Current Overshoot Transistor LSI, HBT LSI and SOI on metal substrate; base store image sensor (BASIS) and high-speed flat panel display; and advanced semiconductor process technologies, i.e., ultra clean technologies such as high-quality oxidation. Also, high-quality metallization by low kinetic energy particle bombardment; very low-temperature Si epitaxy having simultaneous doping capability by low kinetic energy particle bombardment; crystallinity film growth technologies from single crystal; grain size controlled polysilicon and amorphous due to low kinetic energy particle bombardment; in situ wafer surface cleaning technologies due to low kinetic energy particle bombardment; highly selective CVD; highly selective RIE; high-quality ion implantation having low-temperature annealing capability, etc., based on the new concept supported by newly developed ultra clean gas supply system; ultra highvacuum compatible reaction chamber with a self-cleaning function; ultra clean surface technology, etc. He has 350 original papers and 350 patent applications.

Dr. Ohmi received the Ichimura Award in Industry-Meritorious Achievement Prize in 1979, Teshima Award in 1987, Inoue Harushige Award in 1989, the Ichimura Award in Industry-Meritorious Achievement Prize in 1990, and the Okochi Memorial Technology Prize in 1991. He serves as the president of the Institute of Basis Semiconductor Technology-Development (Ultra Clean Society). He is a member of the Institute of Electronics, Information and Communication Engineers of Japan, the Institute of Electrical Engineers in Japan, the Japan Society of Applied Physics, and the Electrochemical Society.