



# Very High Carrier Mobility for High-Performance CMOS on Si(110) surface

著者	寺本 章伸
journal or	IEEE Transactions on Electron Devices
publication title	
volume	54
number	6
page range	1438-1445
year	2007
URL	http://hdl.handle.net/10097/47996

doi: 10.1109/TED.2007.896372

## Very High Carrier Mobility for High-Performance CMOS on a Si(110) Surface

Akinobu Teramoto, *Member, IEEE*, Tatsufumi Hamada, Masashi Yamamoto, Philippe Gaubert, Hiroshi Akahori, Keiichi Nii, Masaki Hirayama, Kenta Arima, Katsuyoshi Endo, Shigetoshi Sugawa, *Member, IEEE*, and Tadahiro Ohmi, *Fellow, IEEE* 

Abstract-In this paper, we demonstrate CMOS characteristics on a Si(110) surface using surface flattening processes and radical oxidation. A Si(110) surface is easily roughened by OH<sup>-</sup> ions in the cleaning solution compared with a Si(100) surface. A flat Si(110) surface is realized by the combination of flattening processes, which include a high-temperature wet oxidation, a radical oxidation, and a five-step room-temperature cleaning as a pregateoxidation cleaning, which does not employ an alkali solution. On the flat surface, the current drivability of a p-channel MOSFET on a Si(110) surface is three times larger than that on a Si(100) surface, and the current drivability of an n-channel MOSFET on a Si(110) surface can be improved compared with that without the flattening processes and alkali-free cleaning. The 1/f noise of the n-channel MOSFET and p-channel MOSFET on a flattened Si(110) surface is one order of magnitude less than that of a conventional n-channel MOSFET on a Si(100) surface. Thus, a highspeed and low-flicker-noise p-channel MOSFET can be realized on a flat Si(110) surface. Furthermore, a CMOS implementation in which the current drivabilities of the p-channel and n-channel MOSFETs are balanced can be realized (balanced CMOS). These advantages are very useful in analog/digital mixed-signal circuits.

*Index Terms*—Channel, cleaning, CMOS, flicker, mobility, MOSFET, noise, roughness, surface orientation.

#### I. INTRODUCTION

T HE miniaturization of MOSFETs has been able to increase the level of integration and performance of largescale-integrated (LSI) devices. However, miniaturization in the critical dimension of integrated circuits is accompanied by a decrease in the thickness of the gate insulator films of metal-oxide-semiconductor transistors. Recently, the leakage currents of MOSFETs have mainly been composed of a leakage current through the gate insulator films and a drain leak-

Manuscript received September 22, 2006; revised February 27, 2007. This work was supported in part by the Ministry of Economy, Trade and Industry and in part by the New Energy and Industrial Technology Development Organization. The review of this paper was arranged by Editor S. Kimura.

A. Teramoto, P. Gaubert, M. Hirayama, and T. Ohmi are with the New Industry Creation Hatchery Center, Tohoku University, Sendai 980-8579, Japan (e-mail: teramoto@fff.niche.tohoku.ac.jp).

T. Hamada and S. Sugawa are with the Graduate School of Engineering, Tohoku University, Sendai 980-8579, Japan.

M. Yamamoto and K. Nii were with the New Industry Creation Hatchery Center, Tohoku University, Sendai 980-8579, Japan. They are now with the Stella Chemifa Corporation, Osaka 541-0047, Japan.

H. Akahori was with the New Industry Creation Hatchery Center, Tohoku University, Sendai 980-8579, Japan. He is now with the Process and Manufacturing Engineering Center, Toshiba Corporation, Yokohama 235-8522, Japan.

K. Arima and K. Endo are with the Graduate School of Engineering, Osaka University, Suita 565-0871, Japan.

Digital Object Identifier 10.1109/TED.2007.896372

age current. Therefore, suppression of the leakage current in ultralarge-scale-integrated (ULSI) devices is one of the crucial technologies for the improvement of ULSI devices. Recently, there have been many reports on high-k dielectric films for the gate insulator [1]–[4]. At the same time, the improvement of the current drivability of MOSFETs without shrinkage of the device scale is a very important alternative technological approach for realizing an increase in LSI performance. Some efforts on increasing device performance such as the development of strained silicon [5]-[8] and Fin-FET [9]-[11] have been reported. However, it is difficult to suppress the leakage currents because of the bandgap narrowing that accompanies germanium incorporation or the local high electric field concentration at the corner edge. Recently, a technology based on a Si(110) surface has been reported [12]-[16]. It has been reported that the hole mobility in the channel on a Si(110) surface is largest compared with any other surface [17]. This means that, with this technology, it is possible to increase the current drivability without changing the material and the device structure. However, the current gate formation technology cannot form highquality insulator films on all surface orientations except for the Si(100) surface. In contrast, we have reported that very-highquality gate insulators are formed on any silicon surface by microwave-excited high-density plasma oxidation/nitridation, and very low 1/f noise MOSFETs are realized using this oxidation/nitridation technology [12], [18].

In this paper, we demonstrate that the low noise balanced CMOS fabricated on a very flat Si(110) surface by using the five-step room-temperature cleaning and microwave-excited high-density plasma oxidation presents very promising performances and may be very useful for analog/digital mixed-signal circuits.

#### II. EXPERIMENTAL

Dual-gate MOSFETs on Cz-Si(100) and Cz-Si(110) surfaces are employed for this experiment. Gate oxides (5 nm) are formed by microwave-excited high-density plasma oxidation (radical oxidation) at 400 °C after modified RCA cleaning [19]–[21] and five-step room-temperature cleaning (shown in Fig. 1 [22]). As<sup>+</sup> and BF<sub>2</sub><sup>+</sup> (4 × 10<sup>15</sup> cm<sup>-2</sup>) ions are implanted into the gate poly-Si (300 nm) and source/drain regions after the gate formation for n-channel MOSFET and p-channel MOSFET, respectively. After the formation of an aluminum interconnect, hydrogen sintering is applied at 400 °C in N<sub>2</sub>/H<sub>2</sub> = 9/1 ambient.



Fig. 1. Five-step room-temperature cleaning process. This cleaning method does not employ any alkali solution and does not etch the silicon surface [22].



Fig. 2. Interface trap density at midgap of the  $SiO_2/Si$  interface formed by radical oxidation and thermal oxidation of Si(100), Si(110), and Si(111) surfaces.

The surface microroughnesses of the silicon surfaces is measured by vacuum scanning tunneling microscopy (STM) and atomic force microscopy (AFM) after the RCA and five-step room-temperature cleaning for evaluation of the surface flatness. The density of Si atoms dissolved in water is measured by inductively coupled plasma Auger electron spectroscopy after immersion in the water containing dissolved oxygen at various concentrations of 0 ppm (N<sub>2</sub> ambient), 8 ppm (O<sub>2</sub>/N<sub>2</sub> = 1/4), and 32 ppm (O<sub>2</sub> ambient) and its correlation to the surface microroughness is evaluated.

### **III. RESULTS AND DISCUSSIONS**

We reported that the high-quality gate oxides can be formed by radical oxidation using microwave-excited high-density plasma [23], [24]. Fig. 2 shows the measured interface trap



Fig. 3.  $I_D-V_G$  characteristics of p-channel MOSFETs. (a) The gate oxide was formed by dry oxidation. (b) The gate oxide was formed by radical oxidation.

density at the Si/SiO<sub>2</sub> interface formed by radical oxidation (400 °C) and the conventional dry oxidation (900 °C) on Si(100)-, Si(110)-, and Si(111)-oriented surfaces [23], [24]. In this experiment, the interface trap density is evaluated by the quasi-static C-V method. It is well known that high-quality SiO<sub>2</sub> films and a Si/SiO<sub>2</sub> interface having a low interface trap density can be realized by thermal oxidation only on a Si(100) surface, as shown in Fig. 2. On the contrary, the results in Fig. 2 show that radical oxidation using microwave-excited high-density plasma can form the high-quality SiO<sub>2</sub> films and Si/SiO<sub>2</sub> interface having a low interface trap density on any of the three silicon surface orientations. In addition, it has been reported that this radical oxidation can form high-quality gate insulators even on a polycrystalline silicon surface [26]. These mean that every silicon surface can be applied in the LSI formation by using radical oxidation. In this experiment, the 5-nm gate oxides are employed. The interface trap density at the midgap of these 5-nm gate oxides is also about  $1 \times 10^{10}$  cm<sup>-2</sup> eV<sup>-1</sup>. Fig. 3 shows the drain current  $I_D$ -gate voltage  $V_G$  characteristics (drain voltage  $V_D = -50$  mV) of p-channel MOSFETs whose gate oxides were formed by: (a) dry oxidation and (b) radical oxidation. In the case of dry oxidation, threshold voltages differ between Si(100) and Si(110) owing to the  $Si/SiO_2$  interface traps and the fixed charge in the gate oxide. However, no threshold voltage difference appears between the MOSFETs on Si(110) and Si(100) whose gate oxide was formed by radical oxidation. This indicates that radical oxidation can be adequately employed for gate oxide formation on Si(110) surfaces as regards the bulk and interfacial quality of oxide. One of the most crucial problems on the Si(100) surface, which is currently used for LSI fabrication, is the very low current drivability of p-channel MOSFETs. Improving the current drivability of p-channel MOSFETs is thus very important. Fig. 4 shows the  $I_D - V_D$  characteristics of p-channel MOSFETs on (a) Si(100) and (b) Si(110). The current drivability of a p-channel MOSFET on Si(110) is three times larger than that on Si(100). Fig. 5 shows the channel direction dependences of the drain currents of n-channel and p-channel MOSFETs formed on Si(110). The vertical axes are absolute currents and currents normalized by that of a p-channel MOSFET on Si(100). All currents of n-channel and p-channel MOSFETs on Si(110) are much larger than that of p-channel MOSFETs on Si(100). This suggests that the CMOS property on a Si(110) surface is improved compared



Fig. 4.  $I_D-V_D$  characteristics of p-channel MOSFETs on Si(100) and Si(110) surfaces.



Fig. 5. Channel direction dependence on the drain current of n-channel MOSFETs and p-channel MOSFETs formed on Si(110). The vertical axes are absolute currents and currents normalized by that of p-channel MOSFET on Si(100).



Fig. 6. Effective channel mobility  $\mu_{\rm eff}$  in p-channel MOSFETs as a function of effective electric field  $E_{\rm eff}.$ 

with that on a Si(100) surface. Unlike the drain currents on Si(100) that have a weak dependence on the channel direction [27], the drain currents on Si(110) have a strong dependence on the channel direction [17]. It should be noticed that the channel direction giving the maximum current of n-channel MOSFETs differs from that of p-channel MOSFETs by 90°. Then in the circuit design, the channel direction dependence of the drain current must be taken into account in the case of Si(110), unlike in Si(100). Fig. 6 shows the effective channel mobility  $\mu_{\rm eff}$  as a function of the effective electric field  $E_{\rm eff}$  in the p-channel MOSFET.  $E_{\rm eff}$  is defined as  $(Q_B + Q_i/\eta)/\varepsilon_{\rm si}$ ,



Fig. 7. Effective channel mobility  $\mu_{\text{eff}}$  as a function of the operating temperature *T* in the p-channel MOSFETs.



Fig. 8. Effective channel mobility  $\mu_{\rm eff}$  in n-channel MOSFETs as a function of effective electric field  $E_{\rm eff}$ .

where the  $\eta$  of p-channel MOSFET is taken to be 3 [8], [28] and  $\varepsilon_{si}$  is the dielectric constant of silicon. As shown in Fig. 6, the  $\mu_{\rm eff}$  of p-channel MOSFET on Si(100) is the same as the universal hole mobility [29]. The  $\mu_{\text{eff}}$  of p-channel MOSFET on Si(110) is much larger than that on Si(100) and is also larger than the value of  $\mu_{\text{eff}}$  on Si(110) previously reported [8]. It is considered that this enhancement of the  $\mu_{\rm eff}$  of p-channel MOSFET is due to the high-quality oxides and Si/SiO<sub>2</sub> interface realized using radical oxidation. Fig. 7 shows  $\mu_{\rm eff}$  as a function of the operating temperature T in the p-channel MOSFETs. In the region of temperature higher than 100 K, the effective hole mobility in the channel is proportional to  $T^{-1.5}$  on Si(110), which means that the effective hole mobility is limited by phonon scattering. In addition, the  $E_{\rm eff} - \mu_{\rm eff}$ characteristics of the n-channel MOSFETs are shown in Fig. 8. Unlike the case of p-channel MOSFETs, the  $\mu_{eff}$  value of n-channel MOSFET on Si(110) is the same as the reported  $\mu_{\text{eff}}$ on Si(110) [8] and is less than that on Si(100). Fig. 9(a) and (b) shows  $\mu_{\text{eff}}$  as a function of the operating temperature in the n-channel MOSFETs. The temperature dependence of  $\mu_{\text{eff}}$  is very small in the low-temperature region, as shown in Fig. 9(b), and the  $E_{\rm eff}$  dependence of  $\mu_{\rm eff}$  is high in the high-field region. In the relatively high electric field region,  $\mu_{\rm eff}$  is defined as follows [28]:

ļ

$$\mu_{\rm eff}^{-1} = \mu_{\rm ph}^{-1} + \mu_{\rm SR}^{-1} \tag{1}$$



Fig. 9. Effective channel mobility  $\mu_{\rm eff}$  as a function of (a) effective electric field  $E_{\rm eff}$  and (b) operating temperature in the n-channel MOSFETs.



Fig. 10. (a) AFM and (b) STM images of the Si(110) surface after UPW final rinsing in RCA cleaning and diluted HF treatment.

where  $\mu_{\rm ph}$  and  $\mu_{\rm SR}$  are the mobilities limited by phonon scattering and surface roughness scattering, respectively. When the electron mobility is limited, the acoustic phonon scattering  $\mu_{\rm eff}$  is proportional to  $T^{-1.5}$ . In the relatively high-temperature region,  $\mu_{\text{eff}}$  is not proportional to  $T^{-1.5}$  in Fig. 9(b). This means that the electron mobility of n-channel MOSFETs on Si(110) is not limited by phonon scattering but by interface microroughness scattering. These results lead us to realize the importance of microroughness suppression. Fig. 10 shows (a) AFM and (b) STM images of the Si(110) surface after ultrapure water (UPW) rinsing following RCA cleaning and diluted hydrogen fluoride (HF) treatment. The lines indicating the  $\langle -110 \rangle$  direction on the Si(110) surface can be observed. This means that the etching on Si(110) occurs along the  $\langle -110 \rangle$  direction, which is oriented to Si(111) surface. Fig. 11 shows the average surface microroughness (Ra) and the density of silicon atoms dissolved in the water after immersion in UPW containing dissolved oxygen at various concentrations of 0 ppm (N<sub>2</sub> ambient), 8 ppm  $(O_2/N_2 = 1/4)$ , and 32 ppm  $(O_2 \text{ ambient})$ . The Ra values and the density of dissolved silicon atoms of the Si(110) surface are much larger than those of the Si(100) surface even after immersion in UPW. It is considered that an etching process that occurs on the silicon surface owing to OH<sup>-</sup> ions in water causes the surface microroughness, and a Si(110) surface is much more sensitive to this effect than a Si(100) surface. This indicates that the surface microroughness on a Si(110) surface is caused by alkali solution  $(NH_4OH/H_2O_2/H_2O = 0.05/1/5)$  in RCA cleaning [20], [21] and causes the degradation of channel mobility in n-channel MOSFET. This implies that the technology used to suppress the generation of surface microroughness on



Fig. 11. Average surface microroughness (Ra) and the density of dissolved silicon atoms in water after immersion in water containing dissolved oxygen at various concentrations of 0 ppm (N<sub>2</sub> ambient), 8 ppm (O<sub>2</sub>/N<sub>2</sub> = 1/4), and 32 ppm (O<sub>2</sub> ambient).



Fig. 12. Ra improvement for the Si(110) surface by wet oxidation at 1000  $^\circ$ C and radical oxidation.



Fig. 13. (a) AFM and (b) STM images of the Si(110) surface after  $H_2$ -UPW + megasonic rinsing in five-step cleaning process after wet oxidation and radical oxidation.

Si(110) is much more important than that on Si(100). Fig. 12 shows the improvement of the Ra of a Si(110) surface brought by about wet oxidation at 1000 °C and radical oxidation at 400 °C. Both methods are isotropic oxidations of the silicon surface; as a result, the silicon surfaces are flattened by these oxidations. Fig. 13 shows (a) AFM and (b) STM images of the Si(110) surface after H<sub>2</sub>-UPW + megasonic rinsing, which is part of the five-step cleaning process (shown in Fig. 1 [22]) employed in pregate-oxidation cleaning. Wide terraces are observed in the STM image. This means that the flat



Fig. 14.  $\mu_{\text{eff}}$ - $E_{\text{eff}}$  characteristics of n-channel MOSFETs having a conventional and Si/SiO<sub>2</sub> flattened interfaces.



Fig. 15. Noise power as a function of frequency f. The noise power is proportional to 1/f. The 1/f noise of p-channel MOSFET on Si(110) is one order of magnitude smaller, although its current drivability is the same as that of n-channel MOSFET on Si(100).

surface in atomic order is realized by the flattening processes of high-temperature wet oxidation and radical oxidation, and the advanced cleaning process, which does not employ any alkali solution and does not etch the silicon surface. Fig. 14 shows the  $\mu_{\text{eff}}$ - $E_{\text{eff}}$  characteristics of n-channel MOSFETs having conventional and Si/SiO<sub>2</sub> flattened interfaces. The  $\mu_{\text{eff}}$ value can be improved by flattening the Si/SiO2 interface. This means that trap charge reduction is realized by the surface flattening process. Fig. 15 shows the noise power as a function of frequency (f). The noise power is proportional to 1/f. The 1/f noise of p-channel MOSFET on Si(110) is one order of magnitude smaller than that of n-channel MOSFET on Si(100), although current drivabilities are almost the same. We have reported that the 1/f noise can be reduced by a combination of surface flattening and radical oxidation [30]. These results support that the flattening processes and five-step room-temperature cleaning enable the realization of a very flat surface on Si(110).

Fig. 16(a) and (b) shows the simulated  $V_{in}-V_{out}$  characteristics of the CMOS inverter on unbalanced CMOS, which is the same as the inverter on Si(100), and balanced CMOS, in which the current drivabilities of p-channel MOSFET and n-channel MOSFET are the same for various gate width ratios of p-channel MOSFET/n-channel MOSFET=3/1, 1/1, 1/3. The



Fig. 16. Simulated  $V_{in}$ - $V_{out}$  characteristics of the CMOS inverter on Si(100) and Si(110) for various gate width ratios of p-channel MOSFET/n-channel MOSFET (p/n = 3/1, 1/1).



Fig. 17. Measured  $V_{in}$ - $V_{out}$  characteristics of the CMOS inverter on Si(110) for different gate width ratios of p-channel MOSFET to n-channel MOSFET (p/n = 1/1, 3/1).

inverter operates at  $V_{DD}/2$  for p/n ratio = 1/1 and 3/1 on the balanced CMOS and unbalanced CMOS [Si(100)], respectively. On Si(100), the current drivability of n-channel MOSFET is about three times larger than that of p-channel MOSFET. The currents of both n-MOSFET and p-channel MOSFET are the same when the gate width of p-channel MOSFET is three times larger than that of n-channel MOSFET; as a result, the CMOS-on-Si(100) inverter operates at  $V_{DD}/2$  for p/n ratio = 3/1. When the current drivabilities of n-channel MOSFET and p-channel MOSFET are the same, channel width adjustment is not needed. Fig. 16(b) shows that the balanced CMOS inverter operates at  $V_{DD}/2$  for p/n ratio = 1/1. Fig. 17 shows the measured  $V_{\rm in}-V_{\rm out}$  characteristics of the CMOS inverter on Si(110) for different gate width ratios of p-channel MOSFET to n-channel MOSFET (p/n = 1/1, 3/1). The CMOS inverter with p/n ratio = 1/1 begins to operate at almost  $V_{DD}/2$ . This indicates that the balanced CMOS is realized on a Si(110) surface. When the current drivabilities of a p-channel MOSFET and an n-channel MOSFET are balanced. the offset of output voltage in the analog switch can be reduced and a NOR circuit can be easily used for logic devices compared with the Si(100) unbalanced CMOS [25]. These results indicate that these MOSFETs fabricated on Si(110) can be applied not only to digital circuits but also to analog, RF, and mixed-signal circuits.

## **IV. CONCLUSION**

We demonstrated CMOS characteristics on a Si(110) surface by using a surface flattening process, which involves a five-step room-temperature cleaning process and radical gate oxidation. By fabricating a device on a Si(110) surface, the characteristics of p-channel MOSFET on Si(110) are superior to those on Si(100), although the current drivability of n-channel MOSFETs fabricated on Si(110) is less than that on Si(100). It is noticed that the circuit layout must take into account the fact that the drain currents have a strong dependence on the channel direction and that channel direction giving the maximum current to n-channel MOSFETs differs from that giving the maximum current to p-channel MOSFETs by 90° [17]. The current drivability of n-channel MOSFET on Si(110) can be improved by the suppression of the surface microroughness by the flattening processes with high-temperature wet oxidation and radical oxidation and an advanced cleaning process, which does not employ any alkali solution and does not etch the silicon surface. Then, a balanced CMOS in which the current drivabilities of both n-channel and p-channel MOSFETs are balanced is realized on Si(110).

Furthermore, low 1/f noise in n-channel and p-channel MOSFETs can be realized by a combination of surface microroughness flattening and radical gate oxidation. These results indicate that these MOSFETs that are fabricated on Si(110) can be applied not only to digital circuits but also to analog, RF, and mixed-signal circuits.

#### REFERENCES

- L.-A. Ragnarsson, L. Pantisano, V. Kaushik, S.-I. Saito, Y. Shimamoto, S. De Gendt, and M. Heyns, "The impact of submonolayers of HfO<sub>2</sub> on the device performance of high-k based transistors," in *IEDM Tech. Dig.*, Dec. 2003, pp. 87–90.
- [2] Y. Kim, G. L. Gebara, M. Freiler, J. Barnett, D. Riley, J. Chen, K. Torres, J. Lim, B. Foran, F. Shaapur, A. Agarwal, P. Lysaght, G. A. Brown, C. Young, S. Borthakur, H.-J. Li, B. Nguyen, P. Zeitzoff, G. Bersuker, D. Derro, R. Bergmann, R. W. Murto, A. Hou, H. R. Huff, E. Shero, C. Pomarede, M. Givens, M. Mazanec, and C. Werkhoven, "Conventional n-channel MOSFET devices using single layer HfO<sub>2</sub> and ZrO<sub>2</sub> as high-k gate dielectrics with polysilicon gate electrode," in *IEDM Tech. Dig.*, Dec. 2001, pp. 455–458.
- [3] Y. Kim, C. Lim, C. D. Young, K. Matthews, J. Barnett, B. Foran, A. Agarwal, G. A. Brown, G. Bersuker, P. Zeitzoff, M. Gardner, R. W. Murto, L. Larson, C. Metzner, S. Kher, and H. R. Huff, "Conventional poly-Si gate MOS-transistors with a novel, ultra-thin Hf-oxide layer," in *VLSI Symp. Tech. Dig.*, Jun. 2003, pp. 167–168.
- [4] A. L. P. Rotondaro, M. R. Visokay, J. J. Chambers, A. Shanware, R. Khamankar, H. Bu, R. T. Laaksonen, L. Tsung, M. Douglas, R. Kuan, M. J. Bevan, T. Grider, J. McPherson, and L. Colombo, "Advanced CMOS transistors with a novel HfSiON gate dielectric," in *VLSI Symp. Tech. Dig.*, Jun. 2002, pp. 148–149.
- [5] J. J. Welser, J. L. Hoyt, and J. F. Gibbons, "Electron mobility enhancement in strained-Si N-Type metal–oxide–semiconductor field-effect transistors," *IEEE Electron Device Lett.*, vol. 15, no. 3, pp. 100–102, Mar. 1994.
- [6] K. Rim, J. J. Welser, J. L. Hoyt, and J. F. Gibbons, "Enhanced hole mobilities in surface-channel strained-Si p-MOSFETs," in *IEDM Tech. Dig.*, 1995, pp. 517–520.
- [7] S. Takagi, J. L. Hoyt, J. J. Welser, and J. F. Gibbons, "Comparative study of phonon-limited mobility of two-dimensional electrons in strained and unstrained Si metal–oxide–semiconductor field-effect transistors," *J. Appl. Phys.*, vol. 80, no. 3, pp. 1567–1577, Aug. 1996.
- [8] T. Mizuno, N. Sugiyama, A. Kurobe, and S. Takagi, "Advanced SOI P-MOSFETs with strained-Si channel on SiGe-on-insulator substrate fabricated by SIMOX technology," *IEEE Trans. Electron Devices*, vol. 48, no. 8, pp. 1612–1618, Aug. 2001.

- [9] D. Hisamoto, W. Lee, J. Kedzierski, E. Anderson, H. Takeuchi, K. Asano, T. King, J. Bokor, and C. Hu, "A folded-channel MOSFET for deep-subtenth micron era," in *IEDM Tech. Dig.*, 1998, pp. 1032–1034.
- [10] F. Yang, H. Chen, F. Chen, Y. Chan, K. Yang, C. Chen, H. Tao, Y. Choi, M. Liang, and C. Hu, "35 nm CMOS FinFETs," in *VLSI Symp. Tech. Dig.*, 2002, pp. 104–105.
- [11] B. Yu, L. Chang, S. Ahmed, H. Wang, S. Bell, C.-Y. Yang, C. Tabery, C. Ho, Q. Xiang, T.-J. King, J. Bokor, C. Hu, M.-R. Lin, and D. Kyser, "Fin FET scaling to 10 nm gate length," in *IEDM Tech. Dig.*, 2002, pp. 251–254.
- [12] S. Sugawa, I. Ohshima, H. Ishino, Y. Saito, M. Hirayama, and T. Ohmi, "Advantage of silicon nitride gate insulator transistor by using microwaveexcited high-density plasma for applying 100 nm technology node," in *IEDM Tech. Dig.*, 2001, pp. 817–820.
- [13] T. Mizuno, N. Sugiyama, T. Tezuka, Y. Moriyama, S. Nakaharai, and S. Takagi, "[110]-surface strained-SOI CMOS devices with higher carrier mobility," in VLSI Symp. Tech. Dig., 2003, pp. 97–98.
- [14] H. Nakamura, T. Ezaki, T. Iwamoto, M. Tago, N. Ikarashi, M. Hane, and T. Yamamoto, "Channel direction impact of (110) surface Si substrate on performance improvement in sub-100 nm MOSFETs," in *Proc. Extended Abstract SSDM*, 2003, pp. 718–719.
- [15] H. Momose, T. Ohguro, K. Kojima, S. Nakamura, and Y. Toyoshima, "1.5-nm gate oxide CMOS on (110) surface-oriented Si substrate," *IEEE Trans. Electron Devices*, vol. 50, no. 4, pp. 1001–1008, Apr. 2003.
- [16] H. Momose, T. Ohguro, K. Kojima, S. Nakamura, and Y. Toyoshima, "110 GHz cutoff frequency of ultra-thin gate oxide p-MOSFETs on [110] surface oriented Si substrate," in VLSI Symp. Tech. Dig., 2002, pp. 156–157.
- [17] T. Sato, Y. Takeishi, H. Hara, and Y. Okamoto, "Mobility anisotropy of electrons in inversion layers on oxidized silicon surfaces," *Phys. Rev. B, Condens. Matter*, vol. 4, no. 6, pp. 1950–1960, Sep. 1971.
  [18] K. Tanaka, K. Watanabe, H. Ishino, S. Sugawa, A. Teramoto,
- [18] K. Tanaka, K. Watanabe, H. Ishino, S. Sugawa, A. Teramoto, M. Hirayama, and T. Ohmi, "A technology for reducing flicker noise for ULSI applications," *Jpn. J. Appl. Phys.*, vol. 42, no. 4B, pp. 2106–2109, Apr. 2003.
- [19] W. Kern and D. A. Puotinen, "Cleaning solutions based on hydrogen peroxide for use in silicon semiconductor technology," *RCA Rev.*, vol. 31, no. 2, pp. 187–206, Jun. 1970.
- [20] T. Ohmi, K. Kotani, A. Teramoto, and M. Miyashita, "Dependence of electron channel mobility on Si SiO<sub>2</sub> interface microroughness," *IEEE Electron Device Lett.*, vol. 12, no. 12, pp. 652–654, Dec. 1991.
- [21] T. Ohmi, M. Miyashita, M. Itano, T. Imaoka, and I. Kawanabe, "Dependence of thin oxide films quality on surface microroughness," *IEEE Trans. Electron Devices*, vol. 137, no. 4, pp. 537–545, Mar. 1992.
- [22] T. Ohmi, "Total room temperature wet cleaning for Si substrate surface," J. Electrochem. Soc., vol. 143, no. 9, pp. 2957–2964, Sep. 1996.
- [23] T. Hamada, A. Teramoto, H. Akahori, K. Nii, T. Suwa, M. Hirayama, and T. Ohmi, "High performance low noise CMOS fabricated on flattened (110) oriented Si substrate," in *Proc. AWAD*, Jun./Jul. 2004, pp. 163–166.
- [24] T. Ohmi, M. Hirayama, and A. Teramoto, "New era of silicon technologies due to radical reaction based semiconductor manufacturing," *J. Phys. D*, *Appl. Phys.*, vol. 39, no. 1, pp. R1–R17, Jan. 2006.
- [25] A. Teramoto, T. Hamada, H. Akahori, K. Nii, T. Suwa, K. Kotani, M. Hirayama, S. Sugawa, and T. Ohmi, "Low noise balanced-CMOS on Si(110) surface for analog/digital mixed signal circuits," in *IEDM Tech. Dig.*, 2003, pp. 801–804.
- [26] T. Hamada, Y. Saito, M. Hirayama, H. Aharoni, and T. Ohmi, "Thin interpolyoxide films for flash memories grown at low temperature (400 °C) by oxygen radicals," *IEEE Electron Device Lett.*, vol. 22, no. 9, pp. 423–425, Sep. 2001.
- [27] H. Sayama, Y. Nishida, H. Oda, T. Oishi, S. Shimizu, T. Kunikiyo, K. Sonoda, Y. Inoue, and M. Inuishi, "Effect of (100) channel direction for high performance SCE immune pMOSFET with less than 0.15 mm gate length," in *IEDM Tech. Dig.*, 1999, pp. 657–660.
- [28] S. Takagi, A. Toriumi, M. Iwase, and H. Tango, "On the universality of inversion layer mobility in Si MOSFETs—Part II: Effects of surface orientation," *IEEE Trans. Electron Devices*, vol. 41, no. 12, pp. 2363– 2368, Dec. 1994.
- [29] S. Takagi, A. Toriumi, M. Iwase, and H. Tango, "On the universality of inversion layer mobility in Si MOSFETs—Part I: Effects of substrate impurity concentration," *IEEE Trans. Electron Devices*, vol. 41, no. 12, pp. 2357–2362, Dec. 1994.
- [30] P. Gaubert, A. Teramoto, T. Hamada, M. Yamamoto, K. Kotani, and T. Ohmi, "1/f noise suppression of pMOSFETs fabricated on Si(100) and Si(110) using alkali-free cleaning process," *IEEE Trans. Electron Devices*, vol. 53, no. 4, pp. 851–856, Apr. 2006.



Akinobu Teramoto (M'02) received the B.S. and M.S. degrees in electronic engineering and the Ph.D. degree in electrical engineering from Tohoku University, Sendai, Japan, in 1990, 1992, and 2001, respectively.

From 1992 to 2002, he was with Mitsubishi Electric Corporation, Hyogo, Japan, where he has been engaged in the research and development of thin silicon dioxide films. In 2002, he moved to Tohoku University, where he is currently an Associate Professor at the New Industry Creation Hatchery Center,

Tohoku University. He is currently engaged in advanced semiconductor device technologies and process technologies, i.e., ultraclean technologies such as high-quality low-temperature oxidation, nitridation, and CVD process using microwave-excited high-density plasma.

Dr. Teramoto is a member of the Institute of Electronics, Information and Communication Engineers of Japan and the Japan Society of Applied Physics.



Tatsufumi Hamada was born in Osaka, Japan, on December 9, 1976. He received the B.S. and M.S. degrees in electronic engineering from Tohoku University, Sendai, Japan, in 1999 and 2001, respectively. He is currently working toward the Ph.D. degree at the Graduate School of Engineering, Tohoku University.

His present research areas focus on MIS device on Si(110) surface processing and characterization.



Keiichi Nii was born in Mie, Japan, on June 26, 1974. He received the B.S. degree in chemical engineering from Doshisha University, Kyoto, Japan, in 1998.

He joined Stella Chemifa Corporation, Osaka, Japan, in 1998. Since then, he has been engaged in the research and development of high-quality fluoride chemicals.



Masaki Hirayama received the B.Eng., M.Eng., and Ph.D. degrees in electrical engineering from Tohoku University, Sendai, Japan, in 1991, 1993, and 1997, respectively.

From 1997 to 2001, he was a Research Associate in the Department of Electronics, Faculty of Engineering, Tohoku University. Since 2002, he has been with the New Industry Creation Hatchery Center, Tohoku University, as an Assistant Professor. His current research interests include design of microwave-excited plasma process equipment for

semiconductor and flat-panel display manufacturing, plasma diagnostics, and advanced plasma processing.



Masashi Yamamoto was born in Osaka, Japan, on October 17, 1977. He received the B.S. and M.S. degrees in chemical engineering from Kobe University, Kobe, Japan, in 2000 and 2002, respectively.

He joined the Stella Chemifa Corporation, Osaka, Japan, in 2002. Since then, he has been engaged in the research and development of high-quality fluoride chemicals. From 2004 to 2006, he was a Visiting Researcher at the New Industry Creation Hatchery Center, Tohoku University, Sendai, Japan.



Philippe Gaubert was born in Nîmes, France, in 1972. He received the Ph.D. degree in electronics from the University of Montpellier II, Montpellier, France, in 1999.

Up to 2002, he served as a Postdoctoral Researcher at the Department of Electronic Engineering, Osaka University, Suita, Japan, where he worked on the electronic transport in SOI-MOSFETs. Since then, he has been a Research Associate in the New Industry Hatchery Center, Tohoku University, Sendai, Japan. His current research focuses are on

SOI-MOSFETs.



Kanazawa University, Kanazawa, Japan, in 1991 and 1993, respectively, and the Ph.D. degree in electrical engineering from Tohoku University, Sendai, Japan, in 2004. In 1993, he joined Toshiba Corporation,

Kawasaki, Japan, where he was engaged in the development of advanced semiconductor process technologies. From 2002 to 2004, he was a Visiting Researcher at the New Industry Creation Hatchery

Center, Tohoku University, where he was engaged in research of semiconductor device and process technologies using Si(110) surface. He is currently with the Process and Manufacturing Engineering Center, Toshiba Corporation, Yokohama, Japan.



Kenta Arima received the B.S. degree in precision engineering and the M.S. and Ph.D. degrees in precision science and technology from Osaka University, Suita, Japan, in 1995, 1997, and 2000, respectively.

From 1997 to 2000, he was a Junior Research Associate at the Institute of Physical and Chemical Research, Saitama, Japan, where he worked on scanning tunneling microscopy/spectroscopy observations of Si surfaces on the atomic scale. Since 2000, he has been a Research Associate at Osaka University. He is currently engaged in the atomic-

scale control of semiconductor surfaces by wet-chemical preparations, and the development of novel surface analytical techniques.

Dr. Arima is a member of the Materials Research Society, the Japan Society of Precision Engineering, and the Japan Society of Applied Physics.



Katsuyoshi Endo received the B.S., M.S., and Ph.D. degrees in precision engineering from Osaka University, Suita, Japan, in 1980, 1982, and 1991, respectively.

From 1982 to 1986, he was a Research Associate at Kanazawa University, Kanazawa, Japan. In 1986, he moved to Osaka University, where he is currently a Professor at the Research Center for Ultra-Precision Science and Technology. His research interests include the characterization of processed silicon surfaces, and the development of ultrapreci-

sion machining and profilers based on novel concepts. Dr. Endo is a member of the Japan Society of Precision Engineering and the Japan Society of Applied Physics.



Shigetoshi Sugawa (M'86) received the M.S. degree in physics from Tokyo Institute of Technology, Tokyo, Japan, in 1982 and the Ph.D. degree in electrical engineering from Tohoku University, Sendai, Japan, in 1996.

From 1982 to 1999, he was with Canon Inc., where he researched high S/N ratio solid-state imaging devices, high-performance amorphous silicon devices, high-speed low-power SOI devices, and high-resolution liquid crystal display devices. In 1999, he moved to Tohoku University, where

he is currently a Professor at the Graduate School of Engineering, Tohoku University. He is currently engaged in researches on CMOS image sensors, high-performance ULSIs, and advanced displays such as high-performance, high-speed and low-power circuits/devices, and advanced semiconductor process technologies related to high-quality low-temperature oxidation, nitridation, CVD, and etching process using microwave-excited high-density plasma.

Dr. Sugawa is a member of the Institute of Electronics, Information and Communication Engineers of Japan and the Institute of Image Information and Television Engineering of Japan.



Tadahiro Ohmi (M'81–SM'01–F'03) received the B.S., M.S., and Ph.D. degrees in electrical engineering from Tokyo Institute of Technology, Tokyo, Japan, in 1961, 1963, and 1966, respectively.

Prior to 1972, he served as a Research Associate in the Department of Electronics, Tokyo Institute of Technology, where he worked on Gunn diodes such as velocity overshoot phenomena, multivalley diffusion and frequency limitation of negative differential mobility due to an electron transfer in the multivalleys, high-field transport in semiconductor such

as unified theory of space-charge dynamics in negative differential mobility materials, Bloch-oscillation-induced negative mobility and Bloch oscillators, and dynamics in injection lasers. In 1972, he moved to Tohoku University, Sendai, Japan, where he is currently a Professor at the New Industry Creation Hatchery Center. He is engaged in researches on high-performance ULSI such as ultrahigh-speed ULSI based on gas-isolated-interconnect metal-substrate SOI technology, base store image sensor (BASIS) and high-speed flat-panel display, and advanced semiconductor process technologies such as low kineticenergy particle bombardment processes including high-quality oxidation, high-quality metallization, very-low-temperature Si epitaxy, and crystallinitycontrolled film growth technologies from single-crystal grain-size-controlled polysilicon, and amorphous highly selective CVD, highly selective RIE, and high-quality ion implantation with low-temperature annealing capability based on ultraclean technology concept supported by newly developed ultraclean gas supply system, ultrahigh vacuum-compatible reaction chamber with selfcleaning function, and ultraclean wafer surface cleaning technology. His research activities are summarized by the publication of over 800 original papers and the application of 800 patents.

Dr. Ohmi serves as the President of the Institute of Basic Semiconductor Technology-Development (Ultra Clean Society). He is a Fellow of the Institute of Electricity, Information and Communication Engineers of Japan. He is a member of the Institute of Electronics of Japan, the Japan Society of Applied Physics, and the Electrochemical Society. He received the Ichimura Award in 1979, the Inoue Harushige Award in 1989, the Ichimura Prizes in Industry-Meritorious Achievement Prize in 1990, the Okouchi Memorial Technology Prize in 1991, the Minister of State for Science and Technology Award for the Promotion of Invention (the Invention Prize) in 1993, the IEICE Achievement Award in 1997, the Okouchi Memorial Technology Prize in 1990, the Werner Kern Award in 2001, the ECS Electronics Division Award, the Medal with Purple Ribbon from Government of Japan and the Best Collaboration Award (the Prime Minister's Award) in 2003.