

High-speed and low-power operation of a resonant tunneling logic gate MOBILE

著者	尾辻 泰一
journal or publication title	IEEE Electron Device Letters
volume	19
number	3
page range	80-82
year	1998
URL	http://hdl.handle.net/10097/47707

doi: 10.1109/55.661171

High-Speed and Low-Power Operation of a Resonant Tunneling Logic Gate MOBILE

Koichi Maezawa, *Member, IEEE*, Hideaki Matsuzaki, *Member, IEEE*,
Masafumi Yamamoto, *Member, IEEE*, and Taiichi Otsuji, *Member, IEEE*

Abstract—High-speed operations up to 35 Gb/s were demonstrated for a resonant tunneling (RT) logic gate monostable-bistable transition logic element (MOBILE). The test circuit consisted of a MOBILE and a DCFL-type output buffer, and it was fabricated using InP-based resonant tunneling diode/HEMT integration technology. This operation bit rate is close to the cut-off frequency of the 0.7- μm gate HEMT's used in the circuit, and was obtained after improvement of the output buffer design. This result indicates the high-speed potential of the MOBILE, though the speed is still limited by the buffer. The power dissipation of the MOBILE was also discussed based on a simple equivalent circuit model of RTD's. This revealed that the power dissipation is as small as 2 mW/gate over a wide range of operation bit rates.

I. INTRODUCTION

RECENTLY, a variety of circuit applications for resonant tunneling diodes (RTD's) have been reported, which exploit functions arising from their negative differential resistance (NDR) [1]–[4]. We introduced a highly functional logic gate, called a MOBILE (monostable-bistable transition logic element) [5], and demonstrated several circuit applications [6], [7]. Along with functionality, one of the most significant features that makes the MOBILE attractive is its potential for high-speed operation. We recently demonstrated an 18-Gb/s operation in a MOBILE flip-flop [8] fabricated with InP-based RTD/HEMT integration technology [9]. This bit rate was restricted by the bandwidth of the output buffer circuit, and the intrinsic operation speed close to the cutoff frequency (f_T) of the HEMT used was expected for the MOBILE itself [10]. In this letter, we demonstrated a high-frequency operation of a MOBILE up to 35 Gb/s, which is close to the f_T of the 0.7- μm gate length HEMT used in the circuit. The power dissipation of the MOBILE is also discussed based on simple calculation.

II. DEVICES AND TEST CIRCUIT

Details of the operating principles of MOBILE's have previously been reported [5]. The key point is that they employ the monostable-to-bistable transition of a circuit consisting of two serially connected NDR devices, and this circuit is driven by oscillating the bias voltage to produce the transition. It should be emphasized here that the MOBILE switches its state

Manuscript received September 8, 1997; revised November 17, 1997.
K. Maezawa is with the Faculty of Engineering, Nagoya University, Nagoya-shi 464-01, Japan.

H. Matsuzaki and M. Yamamoto are with NTT System Electronics Laboratories, Kanagawa 243-01, Japan.

T. Otsuji is with NTT Optical Network Systems Laboratories, Kanagawa 243-01, Japan.

Publisher Item Identifier S 0741-3106(98)01968-5.




Fig. 1. The I - V characteristics of the RTD/HEMT parallel circuit at room temperature. The size of the RTD is $2 \times 3 \mu\text{m}^2$. The maximum gate voltage is 0.6 V with a 0.1 V step. The gate length and width are, respectively, 0.7 and 10 μm .

only at the rising edge of the bias voltage (it works as a clock) and maintains its state while the bias voltage is high. The NDR devices must have the mechanism to modulate its peak current according to the input. We used an RTD and HEMT parallel circuit for this NDR device [9].

The devices were fabricated on MBE-grown epitaxial layers on an InP substrate. These layers had an RTD structure on an HEMT structure. The structures were similar to those reported in [9] except that the etch stop layer is made up of AlAs. The RTD structure had 1.6-nm strained AlAs barriers and an 1.8-nm InAs strained subwell at the center of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ well. The total well thickness was 4.4 nm, and the emitter/collector doping concentration was $1 \times 10^{18} \text{ cm}^{-3}$. Undoped spacer layers of 1.5-nm thickness were grown outside the barriers. The devices were fabricated with the conventional wet etching and lift-off process. The buried Pt-gate process was used to obtain near enhancement mode HEMT's [11]. Fig. 1 shows the I - V characteristics of the RTD/HEMT parallel circuit we fabricated. The peak current can effectively be modulated by the input voltage. The gate length and width of the HEMT used were 0.7 μm and 10 μm , respectively, and the area of the RTD was $2 \times 3 \mu\text{m}^2$. The peak current density and peak-to-valley ratio of the RTD were $9.3 \times 10^4 \text{ A/cm}^2$ and 9, respectively. The f_T of the HEMT measured with a 100- μm gate width device was about 40 GHz.

Fig. 2 shows the configuration of the fabricated circuit. It consists of a MOBILE core and a DCFL-type output buffer. Although this is a simple circuit to test the high-speed




Fig. 2. Circuit configuration for the fabricated test circuit. The areas of upper and lower RTD's are 2×3.7 and $2 \times 3 \mu\text{m}^2$, respectively.

operations of a MOBILE, it does have a practical use. The MOBILE core works as a delayed flip-flop (D-FF) with a return-to-zero (RZ) mode complement output. Therefore this circuit can be regarded as a “return-to-one” (RO) mode D-FF. The output buffer is indispensable in minimizing the influence of the measuring system on MOBILE operation, because the measuring system is 50Ω -terminated. The output buffer was changed from that reported in [8], where the buffer limited the speed, so that the intrinsic speed of the MOBILE could be tested at the expense of output amplitude. The areas of the RTD's were $6 \mu\text{m}^2$ and $7.4 \mu\text{m}^2$ for lower and upper devices, respectively.

III. RESULTS AND DISCUSSION

A data stream and a clock pulse up to 35 Gb/s (GHz) were fed into the circuit to test high-speed operation. Two multiplexers were used to obtain a data stream with a bit rate higher than 20 Gb/s, because the bit rate of commercially available pulse pattern generators is limited to around 10 Gb/s. A complementary pair of data streams from a pulse pattern generator was delayed and fed into the first multiplexer, then, its outputs were again delayed and fed into the second multiplexer, which was comprised of InP-based HEMT's and was capable of 40 Gb/s operation [12].

Fig. 3(a) shows the results of operation with the input of a pseudo-random bit stream at 35 Gb/s. Clear RO mode eye-patterns were obtained at this bit rate. The relatively small output amplitude of about 50 mV is due to the design of the output buffer circuit. The inner logic swing is estimated to be around 0.6 V. Fig. 3(b) shows the result at 35 Gb/s with an input bit pattern of (0 111 010 000 101 110). (The upper trace is the complement of the input data stream.) This figure confirms proper operation. This operation speed is close to the f_T of the HEMT used in the circuit.

As this circuit uses a clock pulse as an oscillating bias voltage for the MOBILE, measuring power dissipation is not straightforward. The power dissipation of the MOBILE was therefore estimated from a simple equivalent circuit calculation. In this calculation the RTD's were modeled as a parallel circuit of voltage dependent capacitance and a voltage dependent current source. Schulman's model [13] was used for the current source, and it was fitted to the experimental I - V curve. The capacitance of the RTD was modeled with a simple approximation that all collector voltage drops in the collector layers. This was about $4 \text{ fF}/\mu\text{m}^2$ around the peak voltage. Fig. 4 shows the calculated power dissipation of the core




Fig. 3. The complement of the input data stream (upper trace) and the output (lower trace) signal of the fabricated circuit: (a) response to the input of pseudo random bit stream and (b) response to the input bit pattern (0 111 010 000 101 110).




Fig. 4. The estimated power dissipation of the core circuit as a function of bit rate.

circuit, which consists of a MOBILE and the input capacitance of the next stage, as a function of the operation frequency. In this calculation, the clock amplitude was set to be $0.7 V_{P-P}$ with a dc bias of 0.55 V. We think this is close to the experimental condition, though the exact value could not be determined due to the impedance mismatching. The power dissipation is less than 2 mW/gate. This is extremely small compared to a few tens of mW for a high-speed SCFL logic gate [14]. Moreover, this difference extends several times if one compares it to the core circuit of an SCFL D-FF. This small power dissipation results from the small valley current as well as the small supply voltage. In fact, the large current corresponding to the peak current of the RTD flows only at the rising and falling edge

of the clock, and the small current corresponding to the valley flows while the clock is high. Furthermore, this figure shows that the power dissipation has only limited dependence on the bit rate. This is because the capacitance of the RTD's is so small that, in this frequency range, the dynamic current is much smaller than the static current.

IV. SUMMARY

A resonant tunneling logic circuit employing a MOBILE was fabricated with RTD/HEMT integration technology on an InP substrate. High-speed operations up to 35 Gb/s were demonstrated in HEMT's having a relatively large gate length of 0.7 μm . Moreover, simple simulation revealed small power dissipation in the MOBILE over a wide range of operation frequencies.

ACKNOWLEDGMENT

The authors would like to thank R. Sakai for his assistance in fabricating the devices, and N. Suzuki for growing the crystals. They also thank K. Arai, Y. Umeda, Dr. T. Enoki, and Dr. J. Osaka for their helpful discussions.

REFERENCES

- [1] J. Shen, S. Tehrani, H. Goronkin, G. Kramer, and R. Tsui, "An exclusive NOR based on resonant interband tunneling FET's," *IEEE Electron Device Lett.*, vol. 17, pp. 94–96, 1996.
- [2] J. C. Yen, Q. Zhang, M. J. Mondry, P. M. Chavarkar, E. L. Hu, S. I. Long, and U. K. Mishra, "Monolithic integrated resonant tunneling diode and heterostructure junction field effect transistor circuits," *Solid-State Electron.*, vol. 39, pp. 1449–1455, 1996.
- [3] J. P. A. Van Der Wagd, A. C. Seabaugh, and E. A. Beam, III, "RTD/HFET low standby power SRAM gain cell," in *IEDM Tech. Dig.*, 1996, pp. 425–428.
- [4] H. L. Chan, S. Mohan, P. Mazumder, and G. I. Haddad, "Compact multiple valued multiplexers using negative differential resistance devices," *IEEE J. Solid-State Circuits*, vol. 31, pp. 1151–1156, 1996.
- [5] K. Maezawa and T. Mizutani, "A new resonant tunneling logic gate employing monostable–bistable transition," *Jpn. J. Appl. Phys.*, vol. 32, pp. L42–L44, 1993.
- [6] K. Maezawa, T. Akeyoshi, and T. Mizutani, "Functions and applications of monostable–bistable transition logic elements (MOBILE's) having multiple-input terminals," *IEEE Trans. Electron Devices*, vol. 41, pp. 148–154, 1994.
- [7] ———, "More flexible and simpler logic circuits implemented with resonant tunneling transistors," *IEEE Trans. Electron Devices*, vol. 42, pp. 1005–1007, 1995.
- [8] K. Maezawa, H. Matsuzaki, K. Arai, T. Otsuji, and M. Yamamoto, "High-speed operation of resonant tunneling flip-flop circuit employing a MOBILE (monostable–bistable transition logic element)," in *55th Device Res. Conf.*, 1997, pp. 94–95.
- [9] K. J. Chen, K. Maezawa, and M. Yamamoto, "InP-based high-performance monostable–bistable transition logic elements (MOBILE's) using integrated multiple-input resonant tunneling devices," *IEEE Electron Device Lett.*, vol. 17, pp. 127–129, 1996.
- [10] K. Maezawa, "Analysis of the switching time of MOBILE's based on simple model calculation," *Jpn. J. Appl. Phys.*, vol. 16, pp. 70–73, 1995.
- [11] K. J. Chen, T. Enoki, K. Maezawa, K. Arai, and M. Yamamoto, "High-performance InP-based enhancement mode HEMT's using nonalloyed ohmic contacts and Pt-based buried gate technologies," *IEEE Trans. Electron Devices*, vol. 43, pp. 252–257, 1996.
- [12] T. Otsuji, E. Sano, Y. Imai, and T. Enoki, "40-Gbit/s IC's for future lightwave communication systems," in *Tech. Dig. 18th GaAs IC Symp.*, 1996, pp. 14–17.
- [13] J. N. Schulman, H. J. De Los Santos, and D. H. Chow, "Physics-based RTD current–voltage equation," *IEEE Electron Device Lett.*, vol. 17, p. 220, 1996.
- [14] T. Enoki, Y. Umeda, K. Osafune, H. Ito, and Y. Ishii, "Ultra-high-speed InAlAs/InGaAs HEMT IC's using pn-level-shift diodes," in *IEDM Tech. Dig.*, 1995, pp. 193–196.