

# Source/drain contact resistance of silicided thin-film SOI MOSFET's

著者	田中御
journal or	IEEE Transactions on Electron Devices
publication title	
volume	41
number	6
page range	1007-1012
year	1994
URL	http://hdl.handle.net/10097/47473

doi: 10.1109/16.293314

## Source/Drain Contact Resistance of Silicided Thin-Film SOI MOSFET's

Kunihiro Suzuki, Tetsu Tanaka, Member, IEEE, Yoshiharu Tosaka, Toshihiro Sugii, and Satoshi Andoh

Abstract---We developed a source/drain contact (S/D) resistance model for silicided thin-film SOI MOSFET's, and analyzed its dependence on device parameters considering the variation in the thickness of the silicide and residual SOI layers due to silicidation. The S/D resistance is insensitive to the silicide thickness over a wide range of thicknesses; however, it increases significantly when the silicide thickness is less than one hundredth of initial SOI thickness, and when almost all the SOI layer is silicided. To obtain a low S/D resistance, the specific contact resistance must be reduced, that is, the doping concentration at the silicide-SOI interface must be more than  $10^{20}$  cm<sup>-3</sup>.

#### I. INTRODUCTION

THIN-film SOI MOSFET's are free from the scaling limits of bulk MOSFET's [1]-[5]. Furthermore, the gate tightly controls the potential in the channel region, leading to the high transconductance and large subthreshold slope, which are verified with theoretical and experimental analysis [6]-[12].

The above superb characteristics of SOI MOSFET's are enhanced when the SOI is thin, however this increases parasitic source/drain (S/D) resistance. Silicidation of the source and drain is required to compensate for the increased resistance.

The silicidation of the source/drain regions is also invoked with bulk MOSFET's because a shallow junction is required to suppress short channel effects as the gate length decreases. Berger et al. modeled the contact resistance in the source/drain contact regions as a transmission line [13], and Scott developed the transmission line model (TLM) for a silicided source/drain structure and analyzed the characteristics thoroughly [14].

Although Scott's model is also applicable to SOI MOS-FET's (Fig. 1), the SOI device has its unique subjects: the consumed silicon layer is limited by the initial SOI thickness; a side contact source/drain structure (Fig. 2) is also possible, unlike bulk MOSFET's. Furthermore, Scott's TML model assumes that the resistance of side contact region  $R_{cf}$  (Fig. 1(b)) is infinite, and overestimates the S/D resistance in some cases as shown later.

We developed Scott's TML model so that it includes a finite side contact resistance and is applicable to the side contact structure, and then systematically analyzed the dependence of the parasitic S/D resistance on device parameters relevant to thin-film SOI MOSFET's.

In this paper, we call the structure I (Fig. 1) surface contact, and the structure II (Fig. 2) side contact.

Manuscript received October 8, 1993; revised February 1, 1994. The review of this paper was arranged by Associate Editor D. A. Antoniadis The authors are with Fujitsu Laboratories Ltd., Atsugi 243-01, Japan.

IEEE Log Number 9401133.



Fig. 1. Structure I (a) Structure of surface contact source/drain, and (b) its equivalent circuit

#### **II. CONTACT RESISTANCE MODEL**

We considered a source/drain silicidation process in which metal M is deposited on silicon, and then silicide  $MSi_{\kappa}$  is formed, which is expressed by a chemical reactive equation as

$$\kappa Si + M \to MSi_{\kappa}.\tag{1}$$

The silicide thickness,  $d_{ms}$ , and the consumed SOI thickness,  $d_c$ , are related as follows (Fig. 1(a)):

$$d_{ms} = \frac{n_{si}}{\kappa n_{ms}} d_c \tag{2}$$

where  $n_{Si}$  and  $n_{ms}$  are the density of silicon and silicide. The residual SOI thickness  $d_s$  is

$$d_s = d_0 - d_c. \tag{3}$$

0018-9383/94\$04.00 © 1994 IEEE



Fig. 2. Structure II (a) Structure of side contact source/drain, and (b) its equivalent circuit.

We defined the following resistances to clarify the derivation:

$$R_{ms} = \frac{\rho_{ms}}{Wd_{ms}}; \quad R_s = \frac{\rho_s}{Wd_s}; \quad R_c = \frac{\rho_c}{W};$$
$$R_{ci} = \frac{\rho_{ci}}{Wd_s}; \quad R_{cf} = \frac{\rho_{cf}}{Wd_c}$$
(4)

where W is the device width,  $\rho_{ms}$  and  $\rho_s$  are the resistivity of the silicide and SOI layers, and  $\rho_c$ ,  $\rho_{ci}$ , and  $\rho_{cf}$  are the specific contact resistances of the regions shown in Figs. 1(b) and 2(b). We assume that the resisitivities are constant, which means that the doping concentration in the SOI region is uniform. Although this is a good approximation for thinfilm SOI devices, it is obviously invalid for thick-film SOI devices and bulk MOSFET's. We focused on thin-film SOI MOSFET's, but will show later how to modify the treatment for nonuniform doping profiles.

We studied TiSi<sub>2</sub> which is the most commonly used material in modern VLSI technology, and shows the nominal value of the physical parameters in Table I [15]. For simplicity, we assumed that  $\rho_{ci}$  and  $\rho_{cf}$  equal to  $\rho_c$ . Although  $\rho_s$  and  $\rho_c$  are functions of the doping concentration,  $N_D$ , we used a  $\rho_s$  of  $10^{-3} \Omega$  cm and a  $\rho_c$  of between  $10^{-7}$  and  $10^{-6} \Omega$  cm<sup>2</sup> which

TABLE I Nominal Physical Parameters		
κ	2	
$n_{ms}$	$2.34  imes 10^{22}  m cm^{-3}$	
$n_s$	$5.00  imes 10^{22}  { m cm}^{-3}$	
$\rho_{ms}$	$15\mu\Omega{ m cm}$	
$\rho_s$	$10^{-3}\Omega{ m cm}$	
$ ho_{ m c}$	$10^{-7}$ to $10^{-6} \Omega \mathrm{cm}^2$	

are typical values for practical high doping concentration regions.

In the equivalent circuit for the surface contact structure (Fig. 1(b)),

$$dR_{ms} = R_{ms}\Delta x; \quad dR_s = R_s\Delta x; \quad dR_c = \frac{R_c}{\Delta x}.$$
 (5)

As stated by Berger and Scott [13], [14], the use of a transmission line model requires the following assumptions:

- the current through the interface between the two layers is vertical,
- the thicknesses of the silicide and residual SOI layers are both enough infinetesimally small so that we can assume parallel one-dimensional current flow in each layer, and
   the contact is ohmic.

We derived differential equations and the boundary conditions similar to those in [14], but with different boundary conditions at  $x_3 = L_3$  and different notations (Appendix). We obtained (see bottom of page) where

$$\alpha^2 = \frac{R_{ms} + R_s}{R_c}; \quad \beta^2 = \frac{R_s}{R_c},\tag{7}$$

$$\gamma_{ms} = \frac{R_{ms}}{R_{ms} + R_s}; \quad \gamma_s = \frac{R_s}{R_{ms} + R_s} \tag{8}$$

and

$$R_{0} = \frac{L_{3}}{\frac{1}{R_{ms}} + \frac{1}{R_{s}}}; \quad R_{1} = \frac{R_{ms} + R_{s}}{\alpha \tanh(\alpha L_{1})};$$

$$R_{2} = \frac{R_{s}}{\beta} \frac{\beta \frac{R_{1}}{R_{s}} \cosh(\beta L_{2}) + \sinh(\beta L_{2})}{\beta \frac{R_{1}}{R_{s}} \sinh(\beta L_{2}) + \cosh(\beta L_{2})}.$$
(9)

When  $R_{cf}$  is infinite, (6) reduces to (see bottom of the following page) which is Scott's TLM model [14] as expected. Furthermore, when  $R_{ms}$  is zero, (10) reduces to

$$R_T = \frac{R_s}{\beta \tanh[\beta(L_1 + L_2 + L_3)]}$$
(11)

which is the Berger's TML model [13] with a contact length of  $L_1 + L_2 + L_3$  instead of  $L_2$ .

$$R_{T} = R_{0} \cdot \left\{ 1 + \frac{2\alpha\gamma_{ms}\gamma_{s} + \alpha(\gamma_{ms}^{2} + \gamma_{s}^{2})\cosh\left(\alpha L_{3}\right) + \left(\gamma_{ms}\frac{R_{m}}{R_{cf}} + \gamma_{s}\frac{R_{s}}{R_{2}}\right)\sinh\left(\alpha L_{3}\right)}{L_{3}\left[ \left(\alpha^{2}\gamma_{ms}\gamma_{s} + \frac{R_{ms}R_{s}}{R_{cf}R_{2}}\right)\sinh\left(\alpha L_{3}\right) + \alpha\left(\gamma_{ms}\frac{R_{s}}{R_{2}} + \gamma_{s}\frac{R_{ms}}{R_{cf}}\right)\cosh\left(\alpha L_{3}\right)\right]} \right\}$$
(6)



Fig. 3. Relationship between silicide, consumed SOI, and residual SOI Fig. 4. Dependence of S/D resistance on  $L_2$ . thicknesses.

As the SOI thickness decreases, the process for opening the contact hole may unintentionally etch away the SOI layer, and form the side contact structure (Fig. 2). SOI devices, however, unlike bulk SOI MOSFET's, readily operate with the side contact structure since there are no junction under the S/D regions. We therefore evaluated the S/D resistance of the side contact device structure (Fig. 2).

The equivalent circuit model relevant to the side contact structure as shown in Fig. 2(b) leads to (see bottom of page). When  $R_{ci}$  and  $R_{cf}$  are infinite and  $R_{ms}$  is zero, (12) also reduces to Berger's TML model with the contact length of  $L_3$  as

$$R_T = \frac{R_s}{\beta \tanh\left(\beta L_3\right)}.\tag{13}$$

#### **III. RESULTS AND DISCUSSION**

For TiSi<sub>2</sub>  $d_{ms}$  is almost the same as  $d_c$  (Fig. 3), that is, the volume expansion during the silicidation is quite small.

When the source/drain regions are silicided, the S/D resistance is insensitive to  $L_2$  (Fig. 4) because the effective contact length is  $L_1+L_2+L_3$  instead of  $L_2$ .  $L_2$  should, therefore, be as short as possible in bulk MOSFET's to reduce the source/drain capacitance. However, since increasing  $L_2$  does not increase the capacitance of SOI MOSFET's,  $L_2$  should be chosen to improve the process reliability.

When source/drain regions are not silicided, the S/D resistance depends on  $L_2$  (Fig. 4). The critical length,  $L_{2c}$ , at which the S/D resistance begins to increase is given by  $1/\beta$  [13].  $L_{2c}$ indicates how the current spreads to reduce the resistance and is the point at which the resistance is  $(e^2 + 1)/(e^2 - 1)$ , that





Fig. 5. Dependence of S/D resistance on  $L_3$ .

is, 1.3 times the resistance with infinite  $L_2$ .  $L_{2c}$  is 0.71  $\mu$ m for  $\rho_c = 10^{-6} \,\Omega \text{cm}^2$ , and 0.22  $\mu \text{m}$  for  $\rho_c = 10^{-7} \,\Omega \text{cm}^2$ .

When the source/drain regions are silicided, the S/D resistance does not depend on  $L_3$  for  $\rho_c = 10^{-7} \,\Omega \text{cm}^2$ , but it does on  $L_3$  for  $\rho_c = 10^{-6} \Omega \mathrm{cm}^2$  (Fig. 5). The structure approximately can be regarded as the contact length of L = $L_1 + L_2 + L_3$ , and the critical length,  $L_c$ , at which the S/D resistance begins to increase is given by  $1/\alpha$ .  $L_c$  is 0.5  $\mu$ m for  $\rho_c = 10^{-6} \,\Omega \text{cm}^2$ , and 0.16  $\mu \text{m}$  for  $\rho_c = 10^{-7} \,\Omega \text{cm}^2$ . Since  $L_1 + L_2$  is larger than  $L_c$  for  $\rho_c = 10^{-7} \,\Omega \text{cm}^2$ , the S/D resistance is insensitive to  $L_3$ . The S/D resistance increases when  $L_1 + L_2 + L_3$  is smaller than  $L_c$  for  $\rho_c = 10^{-6} \,\Omega \text{cm}^2$ . Consequently, the structure should be designed with  $L_2 > 1/\beta$ for devices without silicidation, and  $L_1 + L_2 + L_3 > 1/\alpha$  for devices with silicidation.

The S/D resistance decreases rapidly when the silicide thickness increases from zero to a certain thickness, and then rather insensitive to the silicide thickness over a wide range

$$R_{T} = R_{0} \left\{ 1 + \frac{2\alpha \gamma_{ms} \gamma_{s} + \alpha (\gamma_{ms}^{2} + \gamma_{s}^{2}) \cosh\left(\alpha L_{3}\right) + \gamma_{s} \frac{R_{s}}{R_{2}} \sinh\left(\alpha L_{3}\right)}{L_{3} \left[ \alpha^{2} \gamma_{ms} \gamma_{s} \sinh\left(\alpha L_{3}\right) + \alpha \gamma_{ms} \frac{R_{s}}{R_{2}} \cosh\left(\alpha L_{3}\right) \right]} \right\},$$
(10)

$$R_{T} = R_{0} \left\{ 1 + \frac{2\alpha\gamma_{ms}\gamma_{s} + \alpha(\gamma_{ms}^{2} + \gamma_{s}^{2})\cosh\left(\alpha L_{3}\right) + \left(\gamma_{ms}\frac{R_{ms}}{R_{cf}} + \gamma_{s}\frac{R_{s}}{R_{ci}}\right)\sinh\left(\alpha L_{3}\right)}{L_{3} \left[ \left(\alpha^{2}\gamma_{ms}\gamma_{s} + \frac{R_{ms}R_{s}}{R_{cf}R_{ci}}\right)\sinh\left(\alpha L_{3}\right) + \alpha\left(\gamma_{ms}\frac{R_{s}}{R_{ci}} + \gamma_{s}\frac{R_{ms}}{R_{cf}}\right)\cosh\left(\alpha L_{3}\right) \right] \right\}.$$
(12)



Fig. 6. Dependence of S/D resistance on consumed SOI thickness.



Fig. 7. Dependence of effective contact length on consumed SOI thickness.

thicknesses, and increases rapidly when almost all the SOI layer is silicided (Fig. 6).

When the silicide thickness increases, the sheet resistance of residual SOI layer increases, current flows long in the silicide to reduce the total resistance, and the effective contact length,  $L_{\rm eff}$ , which is given by  $1/\alpha$  [13], decreases (Fig. 7).  $L_{\rm eff}$  becomes comparable to  $d_c$  when almost all the SOI layer is silicided, and then the total resistance increases significantly.

When the silicide layer is quite thin, the sheet resistance of the silicide layer cannot be negligible compared with that of residual SOI layer. The critical silicide thickness at which both sheet resistances become comparable is given by

$$d_{cc} = \frac{\rho_{ms}}{\rho_s} d_s. \tag{14}$$

Since  $\rho_{ms}$  is smaller than  $\rho_s$  by about two orders of magnitude, the critical thickness is about one hundredth of the initial SOI thickness. This is why the S/D resistance decreases significantly with a thin silicide layer.

Berger's and Scott's TML models give almost the same S/D resistance (Fig. 6), which means that the sheet resistance of the silicide layer does not contribute to the total S/D resistance. Both TML models overestimate the S/D resistance when the silicide thickness is comparable to the initial SOI thickness where the current flow through the side contact region  $(R_{cf})$  must be considered. Consequently, when the silicide is thin compared to the initial SOI thickness, Berger's simple TML model is sufficiently accurate, but when most of the SOI layer is silicided, our model must be used.



Fig. 8. Dependence of S/D resistance on device structure.



Fig. 9. Dependence of S/D resistance on initial SOI thickness.

From the above results, assuming that  $R_{ms} = 0$ , (6) is further simplified as

$$R_T = \frac{1}{\frac{\beta \tanh \left[\beta (L_1 + L_2 + L_3)\right]}{R_s} + \frac{1}{R_{cf}}}$$
(15)

which does not lose accuracy (Fig. 6).

The S/D resistance of side contact structure is almost the same as that of surface contact structure for  $\rho_c = 10^{-7} \,\Omega \mathrm{cm}^2$  (Fig. 8) because  $L_{\mathrm{eff}}$  is smaller than  $L_3$  (Fig. 7).  $L_{\mathrm{eff}}$  is, however, larger than  $L_3$  for  $\rho_c = 10^{-6} \,\Omega \mathrm{cm}^2$ , and hence the S/D resistance of side contact structure is larger than that of surface contact structure. When consumed SOI thickness increases,  $L_{\mathrm{eff}}$  decreases, and then the S/D resistance of side contact structure is almost the same as that of surface contact structure is almost the same as that of surface contact structure even for  $\rho_c = 10^{-6} \,\Omega \mathrm{cm}^2$ .

The S/D resistance increases with decreasing initial SOI thickness (Fig. 9) because large  $R_s$  decreases  $L_{\text{eff}}$ . Therefore, increasing  $L_1, L_2$ , or  $L_3$ , does not suppress the S/D resistance increase. To reduce the resistance of such thin SOI devices, a stacked structure must be developed.

So far, we have treated  $\rho_c$  and  $\rho_s$  independently. However, both are functions of the doping concentration and are, therefore, related. Although the relationship depends on the process and hence is not well established, we used the values reported in [16] and [17] (Fig. 10). The dependence of the S/D resistance on the doping concentration is similar to that of  $\rho_c$ , that is, the contact resistance dominates the S/D resistance (Fig. 11). Since the S/D resistance increases significantly with decreasing  $N_D$ ,  $N_D$  should be as high as possible which may be upper limited by the solid solubility.



Fig. 10. Dependence of  $\rho_c$  and  $\rho_s$  on doping concentration.



Fig. 11. Dependence of S/D resistance on doping concentration.

We also assumed a uniform doping concentration in the SOI layer. We can extend our model to nonuniform concentrations by replacing (4) with

$$R_{ms} = \frac{\rho_{ms}}{Wd_{ms}}; \quad R_s = \left[ W \int_0^{d_s} \frac{dx}{\rho_s(x)} \right]^{-1};$$

$$R_c = \frac{\rho_c}{W}; \quad R_{ci} = \left[ W \int_0^{d_s} \frac{dx}{\rho_c(x)} \right]^{-1};$$

$$R_{cf} = \left[ W \int_0^{d_c} \frac{dx}{\rho_c(x)} \right]^{-1}.$$
(16)

#### IV. CONCLUSION

We developed a source/drain contact (S/D) resistance model for silicided thin-film SOI MOSFET's, and analyzed its dependence on the device parameters relevant to thin-film SOI MOSFET's. Our model includes the existing TML models as special cases. The existing TML models overestimate the S/D resistance when the consumed SOI thickness approaches the initial SOI thickness. We also simplified our model without losing accuracy.

The S/D resistance is insensitive to the silicide layer length when the length exceeds  $1/\alpha$ , and is also insensitive to the silicide thickness except when the SOI layer is fully silicided and the resistance increases significantly. The S/D resistance also increases significantly when the silicide thickness is less than one hundreth of the initial SOI thickness. To obtain a low S/D resistance the specific contact resistance must be reduced, that is, the doping concentration at the silicide-SOI interface must be high.

#### V. APPENDIX

We solved the differential equations and boundary conditions for our model using conventional methods. We assumed that a voltage  $V_A$  is applied to the electrode, and the potential for  $x_3 = L_3$  is zero (Figs. 1 and 2).

#### A. Differential Equations

For regions I and III in Fig. 1, the differential equations for the voltage in the silicide region  $V_{ms}$  and SOI region  $V_s$ , and the current in silicide region  $I_{ms}$  and SOI region  $I_s$  are

$$\frac{d^2 V_{msj}}{dx_j^2} = \frac{R_{ms}}{R_c} (V_{msj} - V_{sj})$$
(A-1)

$$\frac{d^2 V_{sj}}{dx_j^2} = -\frac{R_s}{R_c} (V_{msj} - V_{sj})$$
(A-2)

$$I_{msj} = -\frac{1}{R_{ms}} \frac{dV_{msj}}{dx_j} \tag{A-3}$$

$$I_{sj} = -\frac{1}{R_s} \frac{dV_{sj}}{dx_j} \tag{A-4}$$

where subscript j denotes the region number. These differential equations are also valid for the side contact structure.

The differential equations in region II are

$$V_{ms2} = V_A$$
(A-5)  
$$\frac{d^2 V_{s2}}{d^2 V_{s2}} = -\frac{R_s}{R_s} (V_A - V_{c2})$$
(A-6)

$$\frac{V_{s2}}{dx_2^2} = -\frac{R_s}{R_c}(V_A - V_{s2})$$
 (A-6)

$$I_{s2} = -\frac{1}{R_s} \frac{dV_{s2}}{dx_2}.$$
 (A-7)

### B. Boundary Conditions

1) Surface contact structure Region I

$$I_{ms1}(x_1) = -I_{s1}(x_1) \tag{A-8}$$

$$I_{ms1}(0) = I_{s1}(0) = 0 \tag{A-9}$$

$$R_1 \equiv \frac{v_{ms1}(L_1) - v_{s1}(L_1)}{I_{s1}(L_1)}.$$
 (A-10)

Region II

$$R_1 = \frac{V_A - V_{s2}(0)}{I_{s2}(0)} \tag{A-11}$$

$$R_2 \equiv \frac{V_A - V_{s2}(L_2)}{I_{s2}(L_2)}.$$
 (A-12)

Region III

$$V_{ms3}(0) = V_A$$
 (A-13)  
 $V_A = V_A(0)$ 

$$R_2 = \frac{v_A - v_{s3}(0)}{L_2(0)} \tag{A-14}$$

$$V_{s3}(L_3) = 0 (A-15)$$

$$I_{ms3}(L_3) = \frac{1}{R_{cf}} V_{ms3}(L_3).$$
(A-16)

2) Side contact structure Region III

$$V_{ms3}(0) = V_A$$
 (A-17)

$$R_{ci} = \frac{V_A - V_{s3}(0)}{I_{s3}(0)} \tag{A-18}$$

$$V_{s3}(L_3) = 0 (A-19)$$

$$I_{ms3}(L_3) = \frac{1}{R_{cf}} V_{ms3}(L_3).$$
 (A-20)

In both device structures, the S/D resistance is

$$R_T = \frac{V_A}{I_{ms}(L_3) + I_s(L_3)}.$$
 (A-21)

#### REFERENCES

- [1] R. H. Dennard, F. H. Gaensslen, H. N Yu, V. L. Rideout, E. Bassous, and A. L. Blanc, "Design of ion-implanted MOSFETs with very small physical dimensions," IEEE J. Solid-State Circuits, vol. SC-9, pp. 256-268, 1974.
- [2] J. R. Brews, W. Fichtner, E. H. Nicollian, and S. M. Sze, "Generalized guide for MOSFET miniaturization," IEEE Electron Dev. Lett., vol. EDL-1, pp. 2-4, 1980. [3] P. Chatterjee, W. R. Hunter, T. C. Holloway, and Y. T. Lin, "The impact
- of scaling laws on the choice of n-channel or p-channel for MOS VLSI,"
- *IEEE Electron Dev. Lett.*, vol. EDL-1, pp. 220-223, 1980. [4] G. Baccarani, M. R. Wordeman, and R. H. Dennard, "Generalized scaling theory and its application to a 1/4 micrometer MOSFET design,"
- IEEE Trans. Electron Devices, vol. ED-31, pp. 452-462, 1984. T. Y. Chan, P. K. Ko, and C. Hu, "Dependence of channel electric field [5] on device scaling," IEEE Electron Dev. Lett., vol. EDL-6, pp. 551-553, 1025
- [6] H. K. Lim and J. G. Fossum, "Threshold voltage of thin-film silicon-oninsulator (SOI) MOSFETs," IEEE Trans. Electron Devices, vol. ED-30, . 1244-1251, 1983.
- [7] H. K. Lim and J. G. Fossum, "Current-voltage characteristics of thinfilm SOI MOSFET's in strong inversion," IEEE Trans. Electron Devices, vol. ED-31, pp. 401–408, 1984.
  [8] J. P. Colinge, "Subtreshold slope of thin-film SOI MOSFETs," *IEEE*
- Electron Dev. Lett., vol. EDL-7, pp. 244-246, 1986.
- [9] K. K. Young, "Analysis of conduction in fully depleted SOI MOSFETs," *IEEE Trans. Electron Devices*, vol. 36, pp. 504-506, 1989.
   [10] J. B. Mckitterick and A. L. Caviglia, "An analytic model for thin SOI
- transistors," IEEE Trans. Electron Devices, vol. 36, pp. 1133-1138, 1989
- [11] D. J. Wouters, J. P. Colinge, and H. E. Maes, "Subthreshold slope in thin-film SOI MOSFETs," *IEEE Trans. Electron Devices*, vol. 37, pp. 2022-2033, 1990.
- [12] J. H. Choi, H. J. Song, K. D. Suh, and J. W. Park, "A self-consistent analytic threshold voltage model for thin SOI n-channel MOSFETs," Solid-State Electron., vol. 34, pp. 1421-1425, 1991.
- [13] H. H. Berger, "Models for contacts to planar devices," *Solid-State Electron.*, vol. 15, pp. 145–158, 1972.
  [14] D. B. Scott, W. R. Hunter, and H. Shichijo, "A transmission line model
- for silicided diffusions: impact on the performance of VLSI circuits," IEEE Trans. Electron Devices, vol. ED-29, pp. 651-661, 1982.
- [15] S. P. Murarka, Silicides for VLSI Applications. London: Academic, 1983
- [16] A. Y. C. Yu, "Electron tunneling and contact resistance of metal-silicon
- contact barriers," Solid-State Electron., vol. 13, pp. 239–247, 1970. [17] D. M. Caughey and R. E. Thomas, "Carrier mobilities in silicon empirically related to doping and field," Proc. IEEE, vol. 55, pp. 2192-2193, 1967.



Kunihiro Suzuki was born in Aomori, Japan, in January 1959. He received B.S. and M.S. degrees in electronics engineering from Tokyo Institute of Technology in 1981 and 1983, respectively.

He joined Fujitsu Laboratories, Ltd. in 1983 and has been engaged in the design and modeling of high-speed bipolar and SOI MOS transistors.

Mr. Suzuki is a member of the Japan Society of Applied Physics, and the IEEE.

Tetsu Tanaka (M'90) was born in Miyagi, Japan, in March 1964. He received B.S. and M.S. degrees in electronics engineering from Tohoku University in 1987 and 1990, respectively.

He joined Fujitsu Laboratories Ltd. in 1990 and has been engaged in the design of very short-channel MOS devices including SOI devices.



He joined Fujitsu Laboratories Ltd. in 1990. His current research interests are the transport phenomenon and mobility model of SOI MOSFETs.

Mr. Tosaka is a member of the Japan Society of Applied Physics and Physical society of Japan.



Toshihiro Sugii was born in Kvoto. Japan in November 1956. He received B.S., M.S., and Ph.D. degrees in electronics engineering from Tokyo Institute of Technology in 1979, 1981, and 1991, respectively.

In 1981, he joined Fujitsu Laboratories Ltd., where he has been engaged in the research and development of VLSI devices and processes. His research interests are in Si-heterojunction bipolar transistors and subquarter micron CMOS devices.

Dr. Sugii is a member of the Japan Society of Applied Physics.



Satoshi Andoh was born in Kochi, Japan, in July 1951. He received B.S. and M.S. degrees in physics from Tokyo University in 1976 and 1978, respectively

He joined Fujitsu Laboratories Ltd. in 1982 and was engaged in the design of DRAM. His current research interests are the modeling of SOI devices and technology for high-speed circuits.

Mr. Ando is a member of the Institute of Electronics, Information, and Communication Engineers.