Paper **Network-on-Multi-Chip** (NoMC) with Monitoring and Debugging Support

Adam Łuczak, Marta Stępniewska, Jakub Siast, Marek Domański, Olgierd Stankiewicz, Maciej Kurc, and Jacek Konieczny

Chair of Multimedia Telecommunications and Microelectronics, Poznań University of Technology, Poznań, Poland

Abstract—This paper summarizes recent research on network-on-multi-chip (NoMC) at Poznań University of Technology. The proposed network architecture supports hierarchical addressing and multicast transition mode. Such an approach provides new debugging functionality hardly attainable in classical hardware testing methodology. A multicast transmission also enables real-time packet monitoring. The introduced features of NoC network allow to elaborate a model of hardware video codec that utilizes distributed processing on many FPGAs. Final performance of the designed network was assessed using a model of AVC coder and multi-FPGA platforms. In such a system, the introduced multicast transmission mode yields overall gain of bandwidth up to 30%. Moreover, synthesis results show that the basic network components designed in Verilog language are suitable and easily synthesizable for FPGA devices.

Keywords—debugging, FPGA, multi-chip, NoC, video coding.

1. Introduction

Network-on-chip (NoC) is a relatively new design approach that provides a methodology of implementing Systems on chip (SoC) interconnections. NoC-based systems incorporate a network infrastructure that offers remarkable improvement over conventional communication systems like bus-based or circuits-switching-based [1]. Because basic network components are reused, there is no need to implement network infrastructure from the scratch and thus, the design costs related to communications are reduced. Moreover, scalability of the system is greatly improved because new devices can be added in a structured way. Finally, NoCs provide communication abstraction, which allows independent design of devices [2]. NoC based architecture can be used in both ASICs and FPGAs. Commonly, the first step of system design is to implement the system on FPGAs and the second is to move it to ASIC [3]. In most of cases, the circuit optimized for FPGA is also efficient as ASIC (but not in reverse). Due to this fact, it is more worthy to consider NoC networks for FPGAs. In order to create a useful and efficient NoC architecture, the proposed solutions should meet certain requirements related to transmission bandwidth, communication latency, structure flexibility and many others. The implementation cost and possibility to reuse NoC component is also important. In practice, when complex hardware is designed (such as a video encoder) certain features such as scalability and unified communication interfaces are highly expected.

JOURNAL OF TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY

3/2011

Hardware implementations of recent video coding standards, as for example advanced video coding AVC/H.264 [4], consist of many compression tools and pre-/post-processing blocks. Additionally, in order to implement a decoder or encoder that works in real time parallel processing has to be applied. It means that the design consists of many processing elements that require high communication bandwidth (especially with memory) and in some cases the whole design requires more than one device (FPGA).

The work has been aimed at development of a communication infrastructure based on the idea of NoC, which allows to dynamically combine multiple integrated circuits and will support the testing and monitoring functionalities, as a result, a new variant of NoC have been proposed. The new network architecture will have none of the drawbacks listed in the section below.

2. Main Network-on-Chip Drawbacks

As it was already said, Network-on-Chip (NoC) is an efficient solution for connecting modules of hardware application but has two main drawbacks:

- There is no scalability and flexibility for multi-chip systems. Scalability may be achieved by using a hierarchy in interconnect system. However, not all hierarchical networks are flexibly scalable in terms of multi-chip scalability. Some works, e.g., [5], [6], introduce a hierarchy to improve flow of network traffic and ease resource management but the proposed NoC extensions are not suitable for multichip systems because any change in the structure of the network requires its reconstruction. Another example has been shown in [7]. Despite it is designed for hierarchical arrangement of chip-multi-processors (CMP), based on mesh topology, such structure is inefficient in the case of non-homogeneous tiles. Moreover, mesh topology, as a higher level interconnect system, is hardly scalable. There are more solutions [8], [9] but none of them is appropriate, nor do they meet the aforementioned requirements.
- Only a unicast transmission is supported but in multimedia applications, as for example video encoding, many processing cores use the same source data. In the case of the unicast transmission these data need to be sent to their destinations multiple times. Such

unnecessary data transmissions can be significantly reduced by applying the multicast transmission.

3. Network-on-Multi-Chip

The authors propose a variation of NoC for multi-chip systems called network-on-multi-chip (NoMC). The NoMC is a **hierarchical NoC network**. The proposed way of intergroup and interchip connection management enables dynamic linking of multiple chips without a need of redesigning. In general, the NoC structure has been split into two areas: local and global. The global part of NoC has a tree structure with full dynamic of the linking mechanism, but the local one can be implemented as any structure with one gateway to the global part. This solution simplifies system expansion with new functionalities/processing cores.

Additionally, to provide efficient data processing and to improve network performance authors introduce **a multicast transmission**. The idea is simple: more than one destination address in packet header is allowed. Although, the implementation requires proper packet replication in network switches, we get ability to send the same data to several locations, even to several chips. Moreover, because it is possible to add an additional address to any packet, we suddenly get the ability to send all packets not only to primary destination location but also to debag/monitoring location. In this way the authors achieve very useful additional functionality on the NoC level that is not yet described in literature.

4. Scalability and Hierarchical Addressing

We consider scalability in terms of the ability to easy extend the system by new hardware components. Our new scalable architecture of NoMC consists of 3 levels of hierarchy, starting from the lowest level:

- Local network also called a group of processing elements (PEs), that contains PEs, network interfaces called endpoints (EPs) and routers. One chip consists of at least one group of PEs.
- **Cluster level** that provides connectivity for a set of groups (local networks) (Fig. 1a). One chip can consist of more than one cluster, but for small projects only a local network may exist without higher level of hierarchy.
- **System level**, which is introduced to interconnect clusters. The higher level of interconnects enables linking multichip boards together. Active elements at the system level are characterized by hot plug support.

We also introduce gateways to the NoC network, which separate all of the hierarchy levels from each other. The main goal of gateways is to parse packets and extract or include information necessary for proper routing. Such an approach allows designing of each hierarchy level individually. The local network architecture is defined with only a set of devices (routers and endpoints, i.e., network interfaces for PE) that can be connected applying any topology. Since routers are expensive in terms of hardware consumption, their number should be as low as possible. In comparison to commonly known network interfaces [10] the functionality of endpoint has been extended to meet the aforementioned requirements. The endpoints are able to perform basic switching operations and may be connected to each other without a need for more sophisticated routers. The detailed description of the hierarchical addressing was presented in previous works [11]–[17]. The addressing scheme is adjusted to hierarchical architecture (Fig. 1b). Each ad-




Fig. 1. (a) Hierarchical structure of cluster and system level of a network, (b) network address format.

dress consists of three parts, each referring to one level of network hierarchy. At a particular level only own part of address is recognized. In order to introduce multicast transmission mode the authors propose to add more than one destination address per packet (see Fig. 3), each address is then checked in every network element (gateways, routers, etc.). The packet is copied if routes for any of the destination addresses are splitting. The proposed solution for external network architecture (cluster and system level) is based on a tree topology. Distinction between cluster and system level has been introduced in order to connect clusters flexibly. Moreover, tree structure allows designing of a simplified routing algorithm and packet handling protocol which yield reduction of hardware consumption.

5. Multicast Transmission

Classical NoC networks support only simulcast transmission, which is enough for most simple applications, but is not sufficient for complex applications and for debug and monitoring features. Our research indicated that implementation of multicast (similar mode to the Ethernet network) is possible: instead of a single destination address, multiple addresses are assigned to every packet (Fig. 2). The main change includes network routers which must be able to duplicate packets consisting multiple addresses. This means that the main cost of multicast feature implementation is placed in routers. As it has been already said, multicast functionality allows sending of a copy of the packet to any location but in a particular case it may be a monitoring/debugging device. In order to design a router that uses




Fig. 2. (a) Unicast and (b) multicast communication with example of packet replication.

a reasonable amount of memory, the network packets size has been limited to 32 words. Such short packets/messages make network traffic more fluent and reduces the cost of packet replication process. Packets always start with the field *Destination address* and end with *EndOfPacket* command, as shown in Fig. 3.




Fig. 3. NoMC packet structure with multiple destination address.

6. Debugging and Monitoring Features

As a result of introducing of the multicast feature we have obtained additional functionality such as debugging and monitoring. The well-known standard for in-circuit test is JTAG [4] protocol, which is intended for system management tasks. It requires two physical components: test access port (TAP) which interprets JTAG protocol, and boundary scan register (BSR). Implementing of those modules in each PE may require large amount of chips resources regarding the scale of current designs. There are several approaches in literature of NoC embedde debugging functionality [5]–[9], but the hardware cost of this functionality is still significant. Moreover, the described proposals are not scalable and mostly based on JTAG standard. None of them offers full and scalable monitoring feature [13], [18]. Multicast based mechanism introduced by the authors include real-time monitoring, management of the devices and system configuration. The debugging is supervised by the so-called remote debugging host (RDH) (Fig. 4). RDH is an off-chip control device or software application on a personal computer, connected to the system with any physical interface. The role of RDH is to provide user interface to the debugging functionality, such as: applying test vectors, gathering debugging data, handling exceptions or emulating hardware devices in software. More about multicast transmittion and debugging can be found in [12]–[17].




Fig. 4. System with one remote debuging host (RDH) as a root and examoplary system-on-chip.

Debug-mode in the endpoint forces sending of a copy of each packets outgoing to RDH. Endpoints use multicast transmissions and add RDH address to the packets address list. Debug-mode can be switched on and off for each endpoint individually. RDH receives packet duplicates and with the use of specific application is able to recognize and present packets data to the user. Also, correctness of packets and data format can be verified. With sufficient network bandwidth, real-time debugging/monitoring is possible. The authors have assessed the proposed ideas during design, implementation and testing process of AVC/H.264 video decoder. At that time, many examples of debugging functionality usage were observed, which otherwise would be very difficult to attain. For example, without debugging functionality, it would be required to resynthesize the whole project with additional testing benches in order to test what was wrong: the transmission through the link was corrupted, there was some kind of hazard situation somewhere or it was just a synthesis error.

7. Hardware Platform

In order to verify the proposed solutions a hardware platform has been designed and produced. The test platform made at Poznań University of Technology consists of 2 to 9 FPGA devices. A Xilinx FPGA Virtex-4/5 and Spartan-3 devices have been used (Figs. 5 and 7). All the NoMC network components were implemented in Verilog hardware description language and synthesized using the ISE design suite. Using such a system, the authors were able to conduct many experiments for various NoMC configurations and for a wide range of parameters.




Fig. 5. The multi-board experimental system with FPGA devices and an SDI video grabber.

Table 1 Synthesis results for Spartan6 XC6SLX75-3 FPGA device

Elements	LUT	FlipFlop	CLK [MHz]
Router (4 ports)	1106 (2%)	759 (1%)	278.8
Router (3 ports)	647 (1%)	573 (1%)	277.3
Endpoint	436 (1%)	345 (1%)	315.4
Gateway	515 (1%)	409 (1%)	315.3

In Table 1 the synthesis results of basic network components are shown. As one may see, for 32-bit bus of NoC and Spartan-6 FPGA, it is possible to achieve 1 GB/s of throughput.

8. Conclusions

In this paper, the authors summarize research and development of new NoMC architecture. In the course of development of addressing scheme and packet flow control in the network strong emphasis was put on certain features, such as multichip scalability, debugging and monitoring functionality that was expected. Consequently, the new architecture of interconnect system consists of three levels of hierarchy, each separated with a dedicated device, referenced as a gateway. As it was highly expected, the multicast transmission mode which provided improved network performance and significant reduction of the required bandwidth was successfully introduced.

The main achievements include expansion of network to support the packet remote monitoring and hierarchical addressing for scalability support. An assessment of the proposed debug system on an exemplary real debugging scenario has been made using multi-FPGA boards (Figs. 6 and 7). The authors tested many applications targeted to distributed systems. Among them a H.264/AVC decoder, motion estimation algorithm and several transmission and data broadcast schemes (for example, real-time HD video




Fig. 6. The implemented H.264/AVC system on two circuit boards with remote debuging host and external source of testing data.




Fig. 7. A video capture and processing system based on two Virtex-4 boards with a video grabber.

sequence capture and video data broadcast to all FPGA devices in system (Fig. 7)). Finally, the conducted research and analysis prove that the designed network-on-multi-chip works correctly and meets all the assumed requirements.

Acknowledgement

The work was supported by public funds as a research project "Next Generation Services and Networks – technical, application and market aspects", PBZ-MNiSW-02/11/2007.

References

- C. Hilton and B. Nelson, "PNoC: a flexible circuit-switched NoC for FPGA-based systems", *Comput. Digit. Techn., IEEE Proc.*, vol. 153, no. 3, pp. 181–188, May 2006.
- [2] J. Henkel, W. Wolf, and S. Chakradhar, "On-chip networks: a scalable, communication-centric embedded system design paradigm", in *Proc. 17th Int. Conf. VLSI Design*, 2004, pp. 845–851.



- [3] P. Subramanian, J. Patil, and M. K. Saxena, "FPGA prototyping of a multi-million gate system-on-chip (SoC) design for wireless USB applications", in *Proc. Int. Conf. Wirel. Commun. Mob. Comput. Connect. World Wirel.*, Leipzig, Germany, 2009.
- [4] Information Technology Coding of Audio-Visual Objects, Part 10: Advanced Video Coding. ISO/IEC FDIS 14496-10.
- [5] A. Lankes, T. Wild, A. Herkersdorf, "Hierarchical NoCs for optimized access to shared memory and IO resources", in *Proc. 12th Euromicro Conf. Digit. Sys. Design DSD 2009*, Patras, Greece, 2009, pp. 255–262.
- [6] R. Holsmark, S. Kumar, M. Palesi, and A. Mejia, "HiRA: a methodology for deadlock free routing in hierarchical networks on chip", in *Proc. 3rd ACM/IEEE Int. Symp. Netw.-on-Chip*, La Jolla, USA, 2009, pp. 2–11.
- [7] C. Puttmann, J.-C. Niemann, M. Porrmann, and U. Ruckert, "GigaNoC – a hierarchical network-on-chip for scalable chipmultiprocessors", in *Proc. 10th Euromicro Conf. Digit. Sys. Design DSD 2007*, Lubeck, Germany, 2007, pp. 495–502.
- [8] X. Leng, N. Xu, F. Dong, and Z. Zhou, "Implementation and simulation of a cluster-based hierarchical NoC architecture for multiprocessor SoC", in *Proc. IEEE Int. Symp. Commun. Inform. Technol. ISCIT 2005*, Beijing, China, 2005, vol. 2, pp. 1203–1206.
- [9] WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores. Revision: B.3, Sept. 2002.
- [10] E. Salminen, A. Kulmala, and T. D. Hmlinen, Survey of Networkon-chip Proposals, White Paper, OCP-IP, March 2008.
- [11] A. Łuczak, M. Kurc, and J. Siast, "Szeregowy interfejs komunikacyjny dla układów FPGA serii Virtex", *Pomiary Automatyka Kontrola*, vol. 56, no. 7, 2010 (in Polish).
- [12] A. Łuczak, M. Kurc, M. Stępniewska, and K. Wegner "Platforma przetwarzania rozproszonego bazująca na sieci NoC", w XII Konf. Naukowa Reprogramowalne Układy Cyfrowe, Szczecin, Polska, maj 2009 (in Polish).
- [13] H. Yi, S. Park, and S. Kundu, "A design-for-debug (DfD) for NoC-Based SoC debugging via NoC", in *Proc. 17th Asian Test Symp.*, Sapporo, Japan, 2008, pp. 289–294.
- [14] M. Stępniewska, A. Łuczak, and J. Siast, "Network-on-multi-chip (NoMC) for multi-FPGA multimedia systems", in *Proc. 13th Euromicro Conf. Digit. Sy. Design DSD 2010*, Lille, France, 2010.
- [15] M. Stępniewska, O. Stankiewicz, A. Łuczak, and J. Siast, "Embedded debugging for NoCs", in *Proc. 17th Int. Conf. Mixed Design of Integr. Circ. Sys.*, Wrocław, Poland, June 2010.
- [16] A. Łuczak and J. Siast, "Network-on-chip with multicast transsmition support", to be published.
- [17] A. Łuczak, M. Stępniewska, and J. Siast, "Hierarchical addressing with hot-plug support in Network-on-Multi-Chip", to be published.
- [18] H. Yi, S. Park, and S. Kundu, "On-chip support for NoC-based SoC debugging", *IEEE Trans. Circ. Sys.*, vol. 57, no. 7, pp. 1608–1617, 2010.



Adam Łuczak was born in 1972. He received his M.Sc. and Ph.D. degrees from Poznań University of Technology in 1997 and 2001, respectively. In 1997 he joined the image processing team at Poznań University of Technology. He is Member of of Polish Society Theoretical and Applied Electrical Engineering (PTETiS).

His research activities include video coders control, MPEG-4/H.264 systems and hardware implementations of digital signal processing algorithms.

JOURNAL OF TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY 3/2011 E-mail: aluczak@multimedia.edu.pl Chair of Multimedia Telecommunications and Microelectronics Faculty of Electronics and Telecommunications Poznań University of Technology Polanka st 3 60-965 Poznań, Poland



Marta Stępniewska was born in 1981. She received her M.Sc. degree from Poznań University of Technology in 2005. She is a Ph.D. student at the Chair of Multimedia Telecommunications and Microelectronics. She takes part in some projects taking up hardware programming. She is interested in video transmission in internet network, re-

cent history, physics, anthropology and cycling. E-mail: mstep@multimedia.edu.pl Chair of Multimedia Telecommunications and Microelectronics Faculty of Electronics and Telecommunications Poznań University of Technology Polanka st 3 60-965 Poznań, Poland



Marek Domański was born in 1954. He received the M.Sc., Ph.D. and Habilitation degrees from Poznań University of Technology, Poland, in 1978, 1983 and 1990, respectively. He headed many research projects on image and video compression, image and video enhancement and restoration, multidimensional digital filters and

telemedicine. Recent activities include industry-oriented research on 3D video, advanced video and audio compression techniques and as well as on video analysis and video surveillance. Prof. M. Domański serves as the head of Polish delegation to MPEG and he actively participates in MPEG standardization activities. He is an author or coauthor of over 200 peer-reviewed papers in journals and proceedings of internationally recognized conferences. He has already advised 15 Ph.D. dissertations that have been finished. Currently he is a professor at Poznań University of Technology and he is the head of Chair of Multimedia Telecommunications and Microelectronics at this university.

E-mail: domanski@et.put.poznan.pl Chair of Multimedia Telecommunications and Microelectronics Faculty of Electronics and Telecommunications Poznań University of Technology Polanka st 3 60-965 Poznań, Poland



Jakub Siast received the M.Sc. degree in Electronics and Telecomunications from the Poznań University of Technology, Poland, in 2009. He is a Ph.D. student at the Chair of Multimedia Telecommunications and Microelectronics. The main area of his professional activities are video compression, networks on chip and FPGA devices.

E-mail: jsiast@multimedia.edu.pl Chair of Multimedia Telecommunications and Microelectronics Faculty of Electronics and Telecommunications Poznań University of Technology Polanka st 3 60-965 Poznań, Poland



Olgierd Stankiewicz was born in 1982. He received the M.Sc. degree from Poznań University of Technology in 2006. In 2005 he won second place in IEEE Computer Society International Design Competition (CSIDC), held in Washington D.C. Currently, he is a Ph.D. student at the Chair of Multimedia Telecommunications and

Microelectronics. His professional interests include signal processing, video compression algorithms, computer graphics and hardware solutions.

E-mail: ostank@multimedia.edu.pl Chair of Multimedia Telecommunications

and Microelectronics

Faculty of Electronics and Telecommunications

Poznań University of Technology Polanka st 3

60-965 Poznań, Poland



Maciej Kurc was born in 1984. He received his M.Sc. degree from Poznań University of Technology in 2008. He is a Ph.D. student at the Chair of Multimedia Telecommunications and Microelectronics. The main areas of his professional activities are image processing, video compression algorithms and electronic hardware solu-

tions. He is interested in electronic circuit design and programming, signal processing using FPGA, digital photography and cycling.

E-mail: mkurc@multimedia.edu.pl Chair of Multimedia Telecommunications and Microelectronics Faculty of Electronics and Telecommunications Poznań University of Technology Polanka st 3 60-965 Poznań, Poland



Jacek Konieczny was born in 1984. He received the M.Sc. degree from Poznań University of Technology in 2008. He is a Ph.D. student at the Chair of Multimedia Telecommunications and Microelectronics. The main area of his professional activities is video compression in multipoint view systems. His interests are image and audio

compression algorithms and their implementation on PC and FPGA platforms. E-mail: jkonieczny@multimedia.edu.pl

Chair of Multimedia Telecommunications and Microelectronics Faculty of Electronics and Telecommunications Poznań University of Technology Polanka st 3 60-965 Poznań, Poland