# DC and low-frequency noise analysis for buried SiGe channel metamorphic PMOSFETs with high Ge content

Sergiy Durov, Oleg A. Mironov, Maksym Myronov, Terence E. Whall, Evan H. C. Parker, Thomas Hackbarth, Georg Hoeck, Hans-Joest Herzog, Ulf König, and Hans von Känel

Abstract—Measurements of current drive in p-Si<sub>1-x</sub>Ge<sub>x</sub> MOSFETs, with x = 0.7, 0.8 reveal an enhancement ratio of over 2 times as compared to a Si device at an effective channel length of 0.55  $\mu$ m. They also show a lower knee voltage in the output *I-V* characteristics while retaining similar values of drain induced barrier lowering, subthreshold swing, and off current for devices with a Sb punch-through stopper. For the first time, we have quantitatively explained the lowfrequency noise reduction in metamorphic, high Ge content, SiGe PMOSFETs compared to Si PMOSFETs.

Keywords—SiGe, metamorphic MOSFET, LF-noise, I-V, C-V, effective hole mobility.

## 1. Introduction

Strained-Si NMOS and PMOS devices have made remarkable strides in the last year or two and both IBM and Intel are developing full CMOS processes [1, 2]. On the other hand, while there is particular advantage [3] to be gained in increasing the performance of the p-channel current drive, enhancements in this case have been less than those in the area of n-channel. Sugii et al. [4], for example, find a current drive enhancement ratio in the n-channel of 1.7 compared to their Si control, but only 1.5 in the p-channel, which is of particular relevance to the current work. A strained  $Si_{1-x}Ge_x$  layer capped with strained Si is an attractive alternative that offers higher effective hole mobility than strained silicon only [5] while being also compatible with a full N/P CMOS configuration. In this work we report on PMOSFET devices containing strained  $Si_{1-x}Ge_x$  channel with x = 0.7, 0.8 and the effective channel length of 0.55  $\mu$ m. The devices have the maximum effective hole mobilities in the range of 760-500 cm<sup>2</sup>/Vs at a vertical effective fields  $E_{eff} = 0.08 - 0.2$  MV/cm, compared to 170-130 cm<sup>2</sup>/Vs in bulk Si and 110 cm<sup>2</sup>/Vs in our epitaxial Si control. This leads to a current drive enhancement ratio of a factor of more than two whilst maintaining short channel characteristics similar to those of the Si control. The drain current is sub-linear in gate overdrive, implying advantageous high lateral field transport.

The reduction of low-frequency (LF) noise is crucial for achieving high performance in analogue Si-based MOSFET devices [12]. One solution to this problem is via the incorporation of strained SiGe buried layers. Recently there have been several contradictory reports concerning the LF-noise properties of SiGe pseudomorphic FET devices [13–16]. The authors of [14,16] reported, for example, a decrease of the normalised drain current noise power spectral density (NPSD) of pseudomorphic SiGe MOSFETs in comparison with Si controls, others reported an increase of NPSD [12, 13]. LF-noise characteristics and mechanisms of LF-noise reduction in buried channel p-SiGe metamorphic MOSFETs are described.

### 2. MOSFET fabrication

The MOSFETs fabricated on multilayer SiGe heterostructures grown by two epitaxial techniques are compared. The first structure (Fig. 1) has a  $Si_{0.3}Ge_{0.7}$  p-channel and was



Fig. 1. Schematic cross-section of p-Si<sub>0.3</sub>Ge<sub>0.7</sub> MOSFET.

grown by solid-source molecular beam epitaxy (SS-MBE) on an n-type  $(1 \cdot 10^{15} \text{ cm}^{-3})$  Si(001) wafer. It consist of a 2.5  $\mu$ m relaxed Si<sub>1-y</sub>Ge<sub>y</sub> virtual substrate (VS) linearly graded to the final Ge composition y = 0.4, 500 nm of Si<sub>0.6</sub>Ge<sub>0.4</sub>:Sb doped at  $5 \cdot 10^{17} \text{ cm}^{-3}$  acting as a "punchthrough stopper" to avoid short channel effects, a 5 nm Si<sub>0.6</sub>Ge<sub>0.4</sub> spacer layer, a 9 nm compressively strained Si<sub>0.3</sub>Ge<sub>0.7</sub> channel, and 4 nm tensile-strained Si cap layer.



Fig. 2. Schematic cross-section of p-Si<sub>0.2</sub>Ge<sub>0.8</sub> MOSFET.

The second structure (Fig. 2) was grown by low energy plasma enhanced CVD (LEPECVD) and differs in that the VS terminates at y = 0.5, there is no punch through stopper and the p-channel is 7 nm of strained  $Si_{0.2}Ge_{0.8}$ . As x-y=0.3 in both structures the strain in the p-channel will be the same. The PMOSFET devices were fabricated using reduced thermal budget processing at 650°C, to minimize Ge out-diffusion from the strained  $Si_{1-x}Ge_x$  channel [7] and to avoid Sb penetration to the channel, with 200 nm of plasma enhanced CVD (PECVD) SiO<sub>2</sub> deposited as a field oxide. In the active transistor area the field oxide was removed by wet chemical etching. After a cleaning step the gate oxide on the first SS-MBE grown structure was deposited by remote plasma enhanced CVD (RPECVD) as a 7 nm SiO<sub>2</sub> layer at 300°C [18]. The gate oxide on the second LEPECVD grown structure was 8.5 nm PECVD deposited at 370°C, followed by annealing in a N<sub>2</sub>O atmosphere at 650°C for 1 min. Source and drain contacts were fabricated by  $BF_2^+$  implantation at 40 keV, with a dose of  $4 \cdot 10^{15}$  cm<sup>-2</sup> and activated at 650°C for 30 s. The surface of contact areas was etched for a short time to remove impurities increasing contact resistance. Finally, the Al gate and Ti/Pt/Au contact metallization were evaporated. The second  $p-Si_{0.2}Ge_{0.8}(2)$  device of Table 1 was made using the same process as for MBE-grown p-Si<sub>0.3</sub>Ge<sub>0.7</sub> device [5], but the thickness of the  $SiO_2$  layer is 11 nm. The p-Si MOSFET devices were fabricated on SS-MBE grown 100 nm Si epilayer, grown on n-type  $(1 \cdot 10^{17} \text{ cm}^{-3})$ 

Table 1 Electrical and structural properties of 0.55  $\mu$ m p-Si<sub>0.3</sub>Ge<sub>0.7</sub>, p-Si<sub>0.2</sub>Ge<sub>0.8</sub> and p-Si MOSFETs

Parameter	Si	Si <sub>0.3</sub> Ge <sub>0.7</sub>	Si <sub>0.2</sub> Ge <sub>0.8</sub>	Si <sub>0.2</sub> Ge <sub>0.8</sub> (2)
SiO <sub>2</sub> thickness [nm]	9	7	8.5	11
$g_{m(sat)}$ [mS/mm]	40	84	95	63
S [mV/decade]	85	95	130	200
$V_{TH}$ [V]	-0.2	-0.84	-0.26	-0.95
$I_{ON}/I_{OFF}$ $[V_{DS} = -50 \text{ mV}]$	10 <sup>6</sup>	10 <sup>6</sup>	$2.5 \cdot 10^{3}$	$2.5 \cdot 10^{3}$
$\frac{I_{ON}/I_{OFF}}{[V_{DS} = -3 \text{ V}]}$	104	104	15	26

Si(001) wafers using a self-aligned gate process, with 9 nm dry SiO<sub>2</sub> thermally grown at 800°C for 120 min and 300 nm p-type ( $5 \cdot 10^{19}$  cm<sup>-3</sup>) poly-Si gate. The row of geometrical gate lengths for all fabricated transistors was in the range  $L = 0.4-50 \ \mu$ m with the same gate width  $W = 50 \ \mu$ m.

#### 3. DC characteristics

Current-voltage (*I-V*) and quasistatic capacitance-voltage (*C-V*) characteristics were measured using an Agilent 4156C parameter analyzer for all devices at a temperature of 293 K (the basic parameters are given in Table 1). The input *I-V* characteristics for the  $Si_{0.3}Ge_{0.7}$  PMOSFET in Fig. 3 show reduced drain induced barrier lowering (DIBL)



Fig. 3. Input *I-V* characteristics for p-Si<sub>0.3</sub>Ge<sub>0.7</sub> MOSFET with  $L_{eff} = 0.55 \ \mu$ m.

and an excellent subthreshold swing S = 95 mV/decade at  $V_{DS} = -50$  mV, which demonstrates the efficiency of the "punch-through stopper" for sub-micron MOSFET operation. This device has an excellent  $I_{ON}/I_{OFF}$  ratio of  $10^6$  in the linear region ( $V_{DS} = -50$  mV) and in saturation ( $V_{DS} = -3$  V)  $I_{ON}/I_{OFF} \approx 10^4$ . The threshold voltage  $V_{TH}$  is -0.84 V at  $V_{DS} = -50$  mV.

The input *I-V* characteristics for the p-Si MOSFET are shown in Fig. 4. In this case, the subthreshold swing is 85 mV/decade and  $I_{ON}/I_{OFF}$  is 10<sup>6</sup> in the linear region and 10<sup>4</sup> in saturation. The threshold voltage  $V_{TH}$  is -0.2 V. Comparison of these two devices shows the metamorphic MOSFET is operating in an acceptable way and provides a competitive device at this technology node. The slight increase in *S* in the p-Si<sub>0.3</sub>Ge<sub>0.7</sub> device can be completely accounted for by the added capacitance of the strained Si overlayer.

The electrical characteristics of the  $p-Si_{0.2}Ge_{0.8}$  MOS-FET, which does not have a punch through stopper, are



Fig. 4. Input *I-V* characteristics for p-Si MOSFET with  $L_{eff} = 0.55 \ \mu$ m.



Fig. 5. Output *I-V* characteristics of p-Si and p-Si<sub>0.3</sub>Ge<sub>0.7</sub> MOSFET with  $L_{eff} = 0.55 \ \mu \text{m}$  at the same  $V_G - V_{TH}$ .

not as impressive. The subthreshold slope is increased to 130 mV/decade and the device does not switch off well resulting in a much reduced  $I_{ON}/I_{OFF}$  ratio. This is a consequence of the vertical architecture not being optimised for sub-micron device operation rather than any inherent problem with the channel material, as will be seen in the mobility measurements and output characteristics below.

JOURNAL OF TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY 1/2005



Fig. 6. Output I-V characteristics of p-Si and p-Si<sub>0.2</sub>Ge<sub>0.8</sub> MOS-FET with  $L_{eff} = 0.55 \ \mu \text{m}$  at the same  $V_G - V_{TH}$ .



Fig. 7. Kink effect on output *I-V* characteristics of p-Si<sub>0.3</sub>Ge<sub>0.7</sub> at low temperatures T = 77 K.

The maximum transconductance in the saturation region is  $g_m = 84$  and 95 mS/mm respectively compared to 40 mS/mm in the Si control. The maximum drain current at  $V_G - V_{TH} = -2.5$  V is 165 mA/mm for p-Si<sub>0.3</sub>Ge<sub>0.7</sub> and 230 mA/mm for p-Si<sub>0.2</sub>Ge<sub>0.8</sub>.

The output *I-V* characteristics measured on both the  $p-Si_{0.3}Ge_{0.7}$  and  $p-Si_{0.2}Ge_{0.8}$  MOSFETs are shown in Fig. 5 and Fig. 6, with comparisons to the p-Si device. Enhance-

ment in the saturated drain current by a factor of 2.5-3 is clearly visible in the output I-V characteristics of the Si<sub>0.3</sub>Ge<sub>0.7</sub> PMOSFET (Fig. 5) at  $V_{DS} = -2.5$  V, in comparison with the silicon control. Similar enhancement is seen at all values of drain bias. For the Si<sub>0.2</sub>Ge<sub>0.8</sub> PMOSFET the enhancement factor in the normalised saturation drain current is actually higher than for the Si<sub>0.3</sub>Ge<sub>0.7</sub> PMOSFET and is more than a factor of three above the control.

The *I-V* characteristics of the p-Si<sub>0.2</sub>Ge<sub>0.8</sub>(2) MOSFET are similar to those of p-Si<sub>0.2</sub>Ge<sub>0.8</sub> MOSFET and differ only in slightly lower drain current values due to thicker gate dielectric.

The self-heating effect, which is responsible for the mobility degradation, threshold voltage lowering and negative differential conductance, was observed in all high Ge content metamorphic SiGe MOSFETs with gate length below 2  $\mu$ m at high V<sub>DS</sub>. The "kink" effect (Fig. 7) was clearly observed at low temperature (77 K) for devices with a punch-through stopper (p-Si<sub>0.3</sub>Ge<sub>0.7</sub>). This is due to the majority carriers generated by impact ionization that are collected in the body and increase the body potential (lower threshold voltage). For devices without a punch-through stopper (p-Si<sub>0.2</sub>Ge<sub>0.8</sub>) the "kink" effect was not observed. This behavior of our devices is similar to partially depleted silicon-on-insulator (SOI) MOSFETs [10].



Fig. 8. Drain current  $I_D$  (thick lines) and transconductance  $g_m$ (thin lines) versus gate voltage for p-Si<sub>0.3</sub>Ge<sub>0.7</sub> (solid lines) and p-Si (dashed lines) MOSFETs with effective gate length 0.55  $\mu$ m at room (T = 293 K) and nitrogen (T = 77 K) temperatures.

The low temperature measurements have been carried out in liquid nitrogen (T = 77 K). The input *I-V* characteristics for the p-Si<sub>0.3</sub>Ge<sub>0.7</sub> MOSFET at T = 77 K in comparison with the characteristics obtained at room temperature T = 293 K are shown in Fig. 8. The threshold voltage  $V_{TH}$ increases slightly with the temperature decreasing to 77 K. The maximum transconductance  $g_m$  and maximum drain current  $I_D$  in the linear regime increased 2.8 and 1.6 times,

respectively, at 77 K when compared to the corresponding values measured at 293 K. The maximum transconductance  $g_m$  and maximum drain current  $I_D$  in saturation increased 1.4 and 1.3 times, respectively, at 77 K when compared to the respective values measured at 293 K. The C-V characteristics were measured on devices with gate length L = 50 µm and gate width W = 50 µm. The p-Si<sub>0.2</sub>Ge<sub>0.8</sub>(2) MOSFETs with gate oxide thickness of 11 nm operate at the gate voltage range  $-6 \text{ V} \le V_G \le 6 \text{ V}$ before breakdown. Figure 9 clearly shows that the Si cap

starts to fill with carriers only at a gate overdrive volt-



Fig. 9. High frequency split C-V characteristics for MOSFET p-Si<sub>0.2</sub>Ge<sub>0.8</sub>(2) with effective gate length 50  $\mu$ m at room temperature 293 K (solid lines) and at liquid nitrogen temperature 77 K (dashed lines).

age of 3.5 V. Very small changes in C-V curves measured at 77 K and at 293 K indicate low level of impurities in the heterostructure and low concentration of mobile charge inside the gate dielectric.

The C-V characteristics for p-Si<sub>0.3</sub>Ge<sub>0.7</sub> MOSFETs with SiO<sub>2</sub> thickness of 7 nm (Fig. 10) show that the Si cap is not filled up to 2 V gate overdrive voltage. The oxide breakdown limit for p-Si<sub>0.3</sub>Ge<sub>0.7</sub> devices is around 4 V.

The depletion charge was extracted from quasistatic and high frequency C-V characteristics [11]. Figure 11 shows increasing of the depletion charge for p-Si<sub>0.3</sub>Ge<sub>0.7</sub> heterostructure from the depth of 25 nm. The value of the depletion charge is  $\sim 3 \cdot 10^{17}$  cm<sup>-3</sup> at maximum. It corresponded to the n-type doped SiGe buffer layer of 15 nm thickness that lays 5 nm beneath the channel. The depletion charge curve is broken abruptly at the depth of 40 nm, which points to a limitation of the depletion approximation. The depletion regime is changed to the inversion regime (holes accumulation) at this depth. No peculiarity was observed on the depletion charge curves for





*Fig. 10.* High frequency (solid line) and quasistatic (dots) *C-V* characteristics for MOSFET  $p-Si_{0.3}Ge_{0.7}$  with effective gate length 50  $\mu$ m at room temperature.



*Fig. 11.* Depletion charge profiles extracted from quasistatic and high frequency C-V characteristics for p-Si<sub>0.3</sub>Ge<sub>0.7</sub>, p-Si<sub>0.2</sub>Ge<sub>0.8</sub>, and p-Si<sub>0.2</sub>Ge<sub>0.8</sub>(2) heterostructures.

 $p-Si_{0.2}Ge_{0.8}$  and  $p-Si_{0.2}Ge_{0.8}(2)$  MOSFETs. This indicates that the under-channel area of these samples was not doped or was doped with background donor concentration less than  $1\cdot 10^{16}$  cm<sup>-3</sup>. Also Fig. 11 shows lower impurity background of the  $p-Si_{0.2}Ge_{0.8}(2)$  heterostructure when compared to the  $p-Si_{0.2}Ge_{0.8}$  heterostructure.

The effective mobility  $\mu_{eff}$  (Fig. 12) has been determined as a function of  $E_{eff}$  on large area MOSFETs (gate width W and length L both equal to 50  $\mu$ m), from the input *I*-V at

JOURNAL OF TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY 1/2005

low  $V_{DS} = -50$  mV and from quasistatic and high frequency split *C-V* characteristics [11]. 1D Poisson-Schrodinger simulation was used to obtain correct sheet densities inside the structure and recheck the parameters extracted from the depletion approximation by fitting the measured *C-V* data.



*Fig. 12.* Effective mobility as a function of effective field for p-Si<sub>0.3</sub>Ge<sub>0.7</sub>, p-Si<sub>0.2</sub>Ge<sub>0.8</sub>, p-Si<sub>0.2</sub>Ge<sub>0.8</sub>(2) and p-Si MOSFETs, as well as universal curves for p-Si MOS and n-Si MOS after S. Takagi [9].

The p-Si<sub>0.2</sub>Ge<sub>0.8</sub>(2) heterostructure has the highest mobility 760 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> at the field  $E_{eff} = 0.08$  MV/cm due to the lowest background of ionized impurities. On the other hand, p-Si<sub>0.2</sub>Ge<sub>0.8</sub>(2) MOSFETs have the worst subtreshold slope, that could be explained by MOS-FET short channel effects due to the absence of n-type "punch through" stopper (ionized impurities) underneath of p-Si<sub>0.2</sub>Ge<sub>0.8</sub> channel.

#### 4. Low-frequency noise

Conventional MOSFET characterisation techniques, such as the combination of *I-V* (current-voltage) and *C-V* (capacitance-voltage) measurements, are very problematic as device size decreases down to the deep sub- $\mu$ m (DS- $\mu$ m) scale. "Average per square" characteristic parameters obtained from large-scale devices cannot be suitable for DS- $\mu$ m MOSFET analysis due to statistical uncertainty of fabrication technology together with the importance of mesoscopic quantum effects. Low-frequency noise measurements could be a powerful diagnostic technique for DS- $\mu$ m MOSFET characterization in a wide range of device operation regimes [17]. Unfortunately, the commercially available current preamplifiers such as ITHACO-1211, SR-570, EG&G-181 have been optimised only for limited ranges



Fig. 13. Schematic of the current preamplifier with modular design and interchangeable first stage for LF-noise measurements.

of device input impedance and their conventional "all-inone" desktop design also introduces extra problems when long cables are used to connect the equipment to the sample test fixture. To overcome all the above problems we have used the optimised preamplifier modules as the first stages for gate leakage and drain current noise measurements of MOSFETs with input impedance 50  $\Omega$ -10<sup>8</sup>  $\Omega$ in the frequency range of 1.0 Hz-10<sup>5</sup> Hz. A three-box modular design with interchangeable first stage preamplifiers (Fig. 13) was chosen to improve the reliability and to reduce the influence of the connection cables on measurement results. The best operational amplifiers (OAMPs) currently available with optimal voltage  $v_n$  and current  $i_n$  noise, AD549 ( $v_n = 200 \text{ nV Hz}^{-1/2}$ ,  $i_n = 0.15 \text{ fAHz}^{-1/2}$ ), OPA637 ( $v_n = 3.7 \text{ nVHz}^{-1/2}$ ,  $i_n = 2.0 \text{ fAHz}^{-1/2}$ ) and LT1028A ( $v_n = 0.85 \text{ nVHz}^{-1/2}$ ,  $i_n = 1.0 \text{ pAHz}^{-1/2}$ ) were used for the first stage module at each of the three chosen impedance ranges.

The LF-noise was measured using an HP 35670A dynamic signal analyzer and the custom-made preamplifier described above. Characteristics *I-V* and LF-noise were measured simultaneously to account for possible offset of the applied gate voltage  $V_G$ . All measurements were done on MOS-FETs with a geometrical gate length of 1.0  $\mu$ m (an effective gate length was extracted as 0.55  $\mu$ m) and 10  $\mu$ m in an electrically shielded room at 293 K. The SiGe MOS-FETs show enhancement in the drain current and transconductance at the same gate overdrive voltages in comparison with p-Si devices. LF-noise has been measured in the linear

regime of the output *I-V* characteristics ( $V_{DS} = -50 \text{ mV}$ ), from the sub-threshold through weak to strong inversion ( $V_G - V_{TH}$  from 0.5 to -3 V) of the input *I-V*, in a wide range of drain-source conductance  $g_d = I_D/V_{DS}$ .



*Fig. 14.* Normalized power spectral density of drain current fluctuations as a function of frequency for  $p-Si_{0.3}Ge_{0.7}$ ,  $p-Si_{0.2}Ge_{0.8}$  and p-Si MOSFETs.

1/2005

JOURNAL OF TELECOMMUNICATIONS

AND INFORMATION TECHNOLOGY

A typical normalized power spectral density (NPSD)  $S_I/I^2$  of drain current fluctuations versus frequency in the range  $1-10^5$  Hz is presented in Fig. 14. Flicker, 1/f component, at low frequencies and thermal noise at high frequency range, dominate the spectra. In Fig. 14 the 1/f noise for the p-Si<sub>0.3</sub>Ge0.7 MOSFET is clearly seen to be over three times lower than that for Si. We have not observed a generation-recombination (GR) noise component at any gate overdrive voltage. This is usually manifested as bumps in the spectra. GR noise could appear in the spectra due to Sb diffusion into the Si<sub>0.3</sub>Ge<sub>0.7</sub> channel from the Sb-doped "punch-through" stopper or the existence of deep levels in the heterostructure. Thus we can confirm the absence of these defects and contaminations after the full MOSFET fabrication process.

The NPSD  $S_{I_D}$  in the 1/f region is described in terms of carrier number fluctuations (CNF), correlated mobility fluctuations (CMF) and source-drain series resistance fluctuations (SDRF) [17]:

$$S_{I_D}/I_D^2 = \left(1 + \alpha \mu_{eff} C I_D/g_m\right)^2 \left(\frac{g_m}{I_D}\right)^2 S_{\nu_{fb}} + \left(\frac{I_D}{V_{DS}}\right)^2 S_{R_{SD}},$$
(1)

where  $\alpha$  is the Coulomb scattering coefficient,  $\mu_{eff}$  is the effective mobility,  $S_{V_{fb}} = S_{Q_{it}}/(WLC^2)$  with  $S_{Q_{it}}$  being the interface charge spectral density per unit area, *C* is the gate oxide capacitance  $C_{ox}$ .

The flat band voltage spectral density is defined by [17]:

$$S_{V_{fb}} = \frac{Q^2 \mathbf{k}_B T N_{st}}{W L C_{ox}^2 f^{\gamma}} = \frac{q^2 \mathbf{k}_B T \lambda N_t}{W L C_{ox}^2 f^{\gamma}},$$
(2)

where *f* is the frequency,  $\gamma$  is the characteristic exponent close to unity,  $k_BT$  is the thermal energy,  $N_{st}$  is the density of traps near the Si/SiO<sub>2</sub> and/or Si/SiGe interface,  $\lambda$  is the tunnel attenuation distance to Si cap and/or SiO<sub>2</sub>, and  $N_t$  is the volumetric trap density in the Si cap and/or SiO<sub>2</sub>. The spectral density of the source-drain series resistance we defined by:

$$S_{R_{SD}} = \alpha_{H\_SD} \frac{R_{SD}^2}{fN_{SD}} \sim \frac{R_{SD}^3}{f}, \qquad (3)$$

where  $\alpha_{H,SD}$  is the Hooge parameter for 1/f noise in the series resistance,  $N_{SD}$  is the total number of free carriers and  $R_{SD}$  is the source-drain series resistance.

The CMF can be important in both the weak and strong inversion regions of MOSFET operation. Typically, SDRF can appear at the highest gate voltages for the shortest channel lengths, when the channel resistance becomes comparable to the source-drain series resistance.

Figure 15 shows how measured and calculated power spectral density (PSD) varies with device conductance for the p-Si MOSFET. This curve was very well fitted by CNF, CMF and SDRF using Eq. (1). The Coulomb scattering coefficient  $\alpha = 8 \cdot 10^4$  Vs/C extracted from the fitting of the experimental data for p-Si MOSFET is close to the predicted value of  $10^5$  Vs/C for holes [17]. It is

JOURNAL OF TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY 1/2005

comparable to  $\alpha^{PM \operatorname{Si} \operatorname{cap}}$  for the Si cap of pseudomorphic p-SiGe devices and much higher than that for SiGe channels of the same pseudomorphic p-SiGe MOSFETs  $\alpha^{PM \operatorname{SiGe}} = \sim 0.1 \, \alpha^{PM \operatorname{Si} \operatorname{cap}}$  [12].



*Fig. 15.* Power spectral density dependence on device conductance for p-Si MOSFET.



*Fig. 16.* Power spectral density dependence on device conductance for p-Si<sub>0.3</sub>Ge<sub>0.7</sub> MOSFET.

Figures 16 and 17 show the variation of PSD with device conductance for the  $p-Si_{0.3}Ge_{0.7}$  and  $p-Si_{0.2}Ge_{0.8}$  MOSFETs, respectively.

The variation is explained completely by CNF and SDRF, which reduce Eq. (1) for the NPSD to:

$$S_{I_D}/I_D^2 = \left(\frac{g_m}{I_D}\right)^2 S_{V_{fb}} + \left(\frac{I_D}{V_{DS}}\right)^2 S_{R_{SD}}.$$
 (4)

In the case of our metamorphic p-SiGe MOSFETs the CMF component was not observed ( $\alpha << 5 \cdot 10^2$  Vs/C) due to the presence of a thin Si cap layer (4–5 nm) between the SiGe channel and the Si-SiO<sub>2</sub> interface. The CMF component is more important as carriers locate closer to the SiO<sub>2</sub>/Si interface. Thus, the signal to noise ratio in conventional MOSFET structure could be significantly improved in the case of heavily doped substrates or introduced punch-through stopper doping if SiGe buried channel heterostructures are used.



*Fig. 17.* Power spectral density dependence on device conductance for p-Si<sub>0.2</sub>Ge<sub>0.8</sub> MOSFET.

The SDRF component dominated in strong inversion for all the measured devices, and its value is 10–100 times lower in metamorphic p-SiGe MOSFETs than in p-Si due to their lower source-drain access resistance. Contact resistance estimated from the SDRF component decreased with Ge content increasing (Table 2).

Source-drain resistance  $R_{SD}$  (noise) was calculated using equation (3) with suggestion that shape of contact areas  $(L_{SD}$  – effective length of contacts area) is the same or very similar, and the values of Hooge parameter multiplied to mobility of carriers in contact area  $\alpha_{H_{SD}} \times \mu_{SD}$  are similar. This product also known as "noise reduced mobility" can be used as quality factor of the material in contact area [20]. The  $R_{SD}$  (*I-V*) was obtained as a cross-over point of the lines drawn through points  $R(V_G)$  for devices with different

gate lengths L at several fixed gate voltages  $V_G$  (Terada-Muta method) [19].

Table 2Source-drain resistance  $R_{SD}$  extracted from *I-V* and  $R_{SD}$ estimated from LF-noise results

Sample	$S_{R_{SD}}$	$R_{SD}/R_0$	$R_{SD}$ (noise)	$R_{SD}$ (I-V)		
	$[\Omega^2 Hz^{-1}]$		$[\Omega \mu m]$	$[\Omega \mu m]$		
p-Si <sub>0.3</sub> Ge <sub>0.7</sub>	$1.2 \cdot 10^{-7}$	1.00	2025*	2025		
p-Si <sub>0.2</sub> Ge <sub>0.8</sub>	$8.0 \cdot 10^{-8}$	0.87	1769	2300		
p-Si	$7.0 \cdot 10^{-6}$	3.88	7854	4680		
* Resistance of 2025 $\Omega\mu$ m of the sample p-Si <sub>0.3</sub> Ge <sub>0.7</sub> mea-						
sured using the Terada-Muta method [19] was used as						
a reference to estimate the resistance from LF-noise						
measurements						

The  $R_{SD}$  extraction procedure from LF-noise requires just one device to be measured and one reference device. The results estimated from LF-noise are applied to the individual measured devices as opposed to the set of devices needed in the Terada-Muta method.



*Fig. 18.* Interface trap density extracted from fitting of the data supplied by LF-noise measurements versus gate overdrive voltage for p-Si<sub>0.3</sub>Ge<sub>0.7</sub>, p-Si<sub>0.5</sub>Ge<sub>0.8</sub> and p-Si heterostructures at room (T = 293 K) temperature.

The average densities of traps  $\lambda N_t$  in SiO<sub>2</sub> involved in the trapping-detrapping process and presented in 1/f noise are extracted from LF-noise after fitting of all noise components. Figure 18 shows the lowest  $\lambda N_t$  for conventional p-Si MOSFET and values higher by an order of magnitude

for p-SiGe MOSFETs. This could be explained by the difference in Si and SiGe fabrication technologies. The quality of SiO<sub>2</sub> for p-SiGe MOSFETs is worse, due to the lower thermal budget required for the whole processing. Also, average densities of traps  $\lambda N_t$  extracted from LF-noise are less than values usually obtained from *C-V* characteristics. This could be explained if it is assumed that either not all the traps inside SiO<sub>2</sub> are involved in the trapping-detrapping process or other processes also affect the LF-noise.

## 5. Conclusions

In conclusion, all these results demonstrate the advantages of metamorphic MOSFETs with a high Ge content and strained  $Si_{1-x}Ge_x$  p-channel grown on a relaxed  $Si_{1-y}Ge_y$ buffer in comparison with a bulk p-Si MOSFET. Both SS-MBE and LEPECVD grown material shows very significant hole mobility improvement over bulk Si, with peak values of  $\mu_{eff} = 760 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ . Of the three types devices studied the SS-MBE grown Si<sub>0.3</sub>Ge<sub>0.7</sub> structure produces the best performance as a sub-micron MOSFET device, mainly due to the incorporation of an Sb-doped punch-through stopper. This results in a SiGe device with similar to the Si control short channel properties at an effective channel length of 0.55  $\mu$ m to the Si control. The current drive enhancement ratio of 2.0 over p-Si MOS-FET is found in the p-Si<sub>0.3</sub>Ge<sub>0.7</sub> MOSFET, and is due to higher hole mobility  $\mu_{eff}=500~{\rm cm^2V^{-1}s^{-1}}$  in the Si<sub>0.3</sub>Ge<sub>0.7</sub> quantum well. The highest drive current is found in the p-Si<sub>0.2</sub>Ge<sub>0.8</sub> MOSFET, with a current drive enhancement ratio of more than 3.0 over the p-Si MOSFET. These studies demonstrate clearly the potential of using strained Si<sub>0.3</sub>Ge<sub>0.7</sub> and Si<sub>0.2</sub>Ge<sub>0.8</sub> heterostructures for the PMOS-FETs in CMOS structure.

Also, the results presented in this paper demonstrate a significant reduction in LF-noise NPSD, achieved in metamorphic p-Si<sub>0.3</sub>Ge<sub>0.7</sub> and p-Si<sub>0.2</sub>Ge<sub>0.8</sub> MOSFETs compared to bulk p-Si. This advantage is observed in sub-micron devices relevant to the current Si-CMOS technology. In the linear region of MOSFET operation the reduction in 1/f noise is higher than a factor of three. The reduction is attributed to the existence of the Si cap layer in the p-SiGe MOSFETs, which further separates the holes in the buried Si<sub>0.3</sub>Ge<sub>0.7</sub> and Si<sub>0.2</sub>Ge<sub>0.8</sub> channels from the traps near the Si/SiO<sub>2</sub> interface, and an immeasurably low influence of traps at the Si/SiGe interface. LF-noise performance of p-SiGe MOSFETs could be significantly improved after technology of gate dielectric fabrication will be improved.

The influence of a "punch-through" stopper on the device reliability was analysed. It reduces short channel effects in sub-micron developed MOSFETs and provides perfect performance of devices especially in the subthreshold region as it is most important for switching devices (CMOS logic). Also 1/f noise is not significantly increased in buried channel p-SiGe devices with a "punch-through" stopper as in conventional p-Si MOSFETs with heavily doped substrate due to a 4–5 nm Si cap used. On the other hand, the introduced "punch-through" stopper slightly decreases the maximum current of the device and increases the influence of the negative effects due to impact ionization in the drain depletion area. These effects could be reduced through the optimization of the contact shape and doping profile. Better results could possibly be obtained using p-SiGe buried channel heterostructures together with SOI technology (analogue of fully depleted SOI MOSFETs [10]).

#### References

- K. Rim *et al.*, "Characteristics and device design of sub-100 nm strained Si N- and PMOSFETs", in *Symp. VLSI Technol.*, Honolulu, USA, 2002, pp. 98–99.
- [2] S. Thompson *et al.*, "A 90 nm logic technology featuring 50 nm strained silicon channel transistors", *IEDM*, p. 50, 2002.
- [3] A. Sadek, K. Ismail, M. A. Armstrong, D. A. Antoniadis, and F. Stern, "Design of Si/SiGe heterojunction complementary metal-oxide-semiconductor transistors", *IEEE Trans. Electron Dev.*, vol. 43, no. 8, pp. 1224–1232, 1996.
- [4] N. Sugii, D. Hisamoto, K. Washio, N. Yokoyama, and S. Kimura, "Performance enhancement of strained-Si MOSFETs fabricated on a chemical-mechanical-polished SiGe substrate", *IEEE Trans. Electron Dev.*, vol. 49, no. 12, pp. 2237–2243, 2002.
- [5] G. Höck, E. Kohn, C. Rosenblad, H. von Känel, H.-J. Herzog, and U. König, "High hole mobility in Si<sub>0.17</sub>Ge<sub>0.83</sub> channel metal-oxidesemiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition", *Appl. Phys. Lett.*, vol. 76, no. 26, pp. 3920–3922, 2000.
- [6] C. W. Leitz, M. T. Currie, M. L. Lee, Z.-Y. Cheng, D. A. Antoniadis, and E. A. Fitzgerald, "Hall mobility enhancement in strained Si/Si<sub>1-y</sub>Ge<sub>y</sub> p-type metal-oxide-semiconductor field-effect transistors grown on relaxed Si<sub>1-x</sub>Ge<sub>x</sub> (x < y) virtual substrates", *Appl. Phys. Lett.*, vol. 79, no. 25, pp. 4246–4248, 2001.
- [7] M. Myronov, P. J. Phillips, T. E. Whall, and E. H. C Parker, "Hall mobility enhancement caused by annealing of Si<sub>0.2</sub>Ge<sub>0.8</sub>/Si<sub>0.7</sub>Ge<sub>0.3</sub>/Si(001) p-type modulation-doped heterostructures", *Appl. Phys. Lett.*, vol. 80, pp. 3557–3559, 2002.
- [8] T. Koster, J. Stein, B. Hadam, J. Gondermann, B. Spangenberg, H. G. Roskos, H. Kurz, M. Holzmann, M. Riedinger, and G. Abstreiter, "Fabrication and characterisation of SiGe based in-plane-gate transistors", *Microelectron. Eng.*, vol. 35, no. 1–4, pp. 301–304, 1997.
- [9] S. Takagi, A. Toriumi, M. Iwase, and H. Tango, "On the universality of inversion layer mobility in Si MOSFET's: Part I – Effects of substrate impurity concentration", *IEEE Trans. Electron Dev.*, vol. 41, pp. 2351–2356, 1994.
- [10] S. Cristoloveanu, "Silicon on insulator technologies and devices: from present to future", *Solid-State Electron.*, vol. 45, pp. 1403–1411, 2001.
- [11] D. K. Schroder, Semiconductor Material and Device Characterization. 2nd ed. Wiley, 1998, pp. 540–547.
- [12] G. Ghibaudo and J. Chroboczek, "On the origin of the LF noise in Si/Ge MOSFETs", *Solid-State Electron.*, vol. 46, pp. 393–398, 2002.
- [13] A. D. Lambert, B. Alderman, R. J. P. Lander, E. H. C. Parker, and T. E. Whall, "Low frequency noise measurements of p-channel Si<sub>1-x</sub>Ge<sub>x</sub> MOSFET's", *IEEE Trans. Electron Dev.*, vol. 46, pp. 1484–1486, 1999.
- [14] S. Okhonin, M. A. Py, B. Georgescu, H. Fisher, and L. Risch, "DC and low-frequency noise characteristics of SiGe p-channel FET's designed for 0.13-μm technology", *IEEE Trans. Electron Dev.*, vol. 46, pp. 1514–1517, 1999.
- [15] A. Asai, J. S. Iwanaga, A. Inoue, Y. Hara, Y. Kanzawa, H. Sorada, T. Kawashima, T. Ohnishi, T. Takagi, and M. Kubo, "Low-frequency noise characteristics in SiGe channel heterostructure dynamic threshold PMOSFET (HDTMOS)", *IEDM Tech. Dig.*, pp. 35–38, 2002.

- [16] T. Tsuchiya, T. Matsuura, and J. Murota, "Low-frequency noise in Si<sub>1-r</sub>Ge<sub>r</sub> p-channel metal oxide semiconductor field-effect transistors", Jpn. J. Appl. Phys., vol. 40, pp. 5290-5293, 2001.
- [17] G. Ghibaudo and T. Boutchcha, "Electrical noise and RTS fluctuations in advanced CMOS devices", Microelectron. Reliab., vol. 42, pp. 573-582, 2002.
- [18] M. Glück, J. Hersener, H. G. Umbach, J. Rappich, and J. Stein, "Implementation of low thermal budget techniques to Si and SiGe MOSFET device processing", Solid-State Phen., vol. 57-58, p. 413, 1997.
- [19] K. Terada and H. Muta, "A new method to determine effective MOSFET channel length", Jpn. J. Appl. Phys., vol. 18, p. 953, 1979.
- [20] M. M. Jevtic, Z. Stanimirovic, and I. Stanimirovic, "Evaluation of thick-film resistor structural parameters based on noise index measurements", Microelectron. Reliab., vol. 41, p. 59, 2001.



Sergiy Durov was born in Kiev, Ukraine, in 1976. He received the B.Sc. and M.Sc. degrees in physics from National Taras Shevchenko University, Kiev, Ukraine, in 1998. From 1998 to 2000 he worked on theoretical research of carbon nanoclusters. Since 2001 he has been working towards Ph.D. in semiconductor physics in the University

of Warwick, Coventry, UK. His main research interests concentrated in nanotechnology, physics of SiGe heterostructures and carbon nanoparticles, quantum chemistry calculations, electrical noise measurements and analysis.

e-mail: snl\_@mail.ru Department of Physics University of Warwick Coventry CV4 7AL, United Kingdom



Oleg A. Mironov received the M.Sc. degree in radiophysics and electronics from Kharkov State University. Kharkov. Ukraine, in 1971 and the Ph.D. degree in solid state physics from Kharkov Technical University in 1986. During 1971-2001 he was a Researcher/Senior Researcher at the Institute for Radiophysics and

Electronics National Academy of Sciences of Ukraine, Kharkov. In 1993 he joined SiGe/Nano Silicon Research Group of Professor E. H. C. Parker at the Department of Physics, University of Warwick, Coventry, UK. His main research interests are focused on the physics of semiconductor heterostructures and devices, including high magnetic field and low temperature transport, cryogenic magnetic field and temperature sensors, structural and optical characterisation. Since 2000 he is engaged in I-V, C-V and low frequency noise studies of Si and pseudo-metamorphic SiGe MOSFETs. He is the co-author of more than 87 scientific publications and 3 patents.

e-mail: O.A.Mironov@warwick.ac.uk Department of Physics University of Warwick Coventry CV4 7AL, United Kingdom



Maksym Myronov was born on March 2, 1974 in Kharkov, Ukraine. He was awarded M.Sc. in physics and mathematics from Kharkov State University, Kharkov, Ukraine, in 1996 and Ph.D. in physics from University of Warwick, Coventry, UK in 2001. His main research activities concerned epitaxial growth of SiGe heterostructures

and their electrical, structural and optical characterization. From 2001 he has been working as a Research Fellow at the Physics Department, University of Warwick, Coventry, UK. His main research interests are electrical, structural and optical characterization of nanoscale SiGe heterostructures and SiGe FET devices.

e-mail: Maksym\_Myronov@yahoo.co.uk Department of Physics University of Warwick Coventry CV4 7AL, United Kingdom



Terence E. Whall was awarded an honours B.Sc. from City University (London 1965) and a Ph.D. from Sussex University (1970). His major field of study has been the electrical properties of solids, including Kondo/spin glass alloys, molecular solids and transition metal oxides. Professor Whall holds a personal chair in physics at

Warwick University, where he heads the device physics activity looking at Si/SiGe MOSFETs. He is the co-author of ca 200 research publications and has given 15 invited papers at international conferences. He is a member of the (UK) Institute of Physics.

e-mail: T.E.Whall@warwick.ac.uk Department of Physics University of Warwick Coventry CV4 7AL, United Kingdom



JOURNAL OF TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY



Thomas Hackbarth was born on August 28, 1958 in Stade, Germany. He received the diploma and Ph.D. degrees in electrical engineering from Technical University of Braunschweig, Germany, in 1986 and 1991, respectively. In 1991, he joined the Research and Technology Department of DaimlerChrysler in Ulm,

Germany, where his work was molecular beam epitaxy for vertical cavity lasers and high electron mobility transistors in the III-V material system. His current interest is layer growth and device processing of SiGe modulation doped field effect transistors and integrated circuits for ultra-high frequency applications.

e-mail: thomas.hackbarth@daimlerchrysler.com DaimlerChrysler Research Center Wilhelm-Runge Str. 11 D-89081 Ulm, Germany



**Georg Hoeck** was born in Krumbach, Germany, in 1968. He received the diploma in physics from the Technical University of Munich, Germany, in 1996 and the Ph.D. degree in electrical engineering from the University of Ulm, Germany, in 2004. His research activities concerned manufacturing and characterization of p-chan-

nel SiGe heterostructure field effect transistors. Currently he is with Siemens AG in Ulm, Germany, working in the field of mobile communication networks. e-mail: georg.hoeck@siemens.com

Siemens AG Lise-Meitner-Str. 5 D-89081 Ulm, Germany



Hans-Joest Herzog was born on September 15, 1943 in Rottweil, Germany. He received the diploma in physics from the University Stuttgart, Germany, in 1973. In 1973, he joined the AEG Telefunken Research Center Ulm, Germany, which merged in the Daimler-Benz Research Center Ulm in 1990, and in the DaimlerChrysler Re-

search Center Ulm in 1998. His main activities concerned TEM, XRD, and electrical characterization of heteroepitaxy structures. Currently, he is engaged in the Si/SiGe material system and the preparation of novel and high speed

JOURNAL OF TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY 1/2005 devices. In 1994, Hans-Joest Herzog received the SSDM paper award. e-mail: hans-joest.herzog@daimlerchrysler.com DaimlerChrysler Research Center Wilhelm-Runge Str. 11 D-89081 Ulm, Germany



**Ulf König** received the diploma in physics in 1970 and his Ph.D. in electrical engineering in 1973 at the RWTH Aachen, Germany. In 1975 he joined the AEG which was later on taken over by DaimlerChrysler. Since 1992 he is heading a department with focus on SiGe growth, processes, devices and circuits. He was responsible for

the early transfer of the SiGe hetero bipolar transistor technology into production and is presently promoting the introduction of the strained-silicon hetero field effect transistors into Si-lines. Novel activities in his group concern the use of nanotechnology for automotive applications. e-mail: ulf.koenig@daimlerchrysler.com DaimlerChrysler Research Center Wilhelm-Runge Str. 11 D-89081 Ulm, Germany



Hans von Känel received the diploma in physics and the Ph.D. degree in natural sciences at the ETH Zürich, Switzerland, in 1974 and 1978, respectively. From 1979 to 1981 he was a post-doctoral associate at the Physics Department of the Massachusetts Institute of Technology in Cambridge, USA. He was a member of the Research

Staff of the Solid State Physics Laboratory, ETH Zürich from 1981 to 2002. In 2002 he assumed a faculty position at the Politecnico di Milano. In 1990 he completed a habilitation on "Epitaxial metal silicides on Si(111)" at the ETH Zürich. He was the scientific leader of a research group on Si-heterostructures at the ETH from 1985 to 2002. His current interests are scanning tunneling microscopy and spectroscopy on low-dimensional systems and new epitaxial deposition techniques, among which he invented the record breaking technique of LEPECVD for ultrafast deposition of thin semiconducting films. Professor Hans von Känel co-authored more than 250 scientific publications and 4 patents.

e-mail: vkaenel@solid.phys.ethz.ch INFM and L-NESS Dipartmento di Fisica Politecnico di Milano via Anzani 52 I-22100 Como, Italy