



## Implementation of RISC Processor for DSP Accelerator Architecture Exploiting Carry Save Arithmetic

Lanke Kalyani<sup>1</sup>, A.Sowjanya<sup>2</sup>, M. Nagendra Kumar<sup>3</sup>

M.Tech (student)<sup>1</sup>, Assistant Professor<sup>2</sup>, HOD & Associate professor<sup>3</sup>

<sup>1</sup>VLSI & Embedded systems, <sup>1,2,3</sup>Dept.of Electronics and Communication Engineering  
Kakinada Institute of Engineering and Technology for Women, Korangi, AP, INDIA

**Abstract**— Hardware increasing speed has been demonstrated a to a great degree promising usage system for the advanced flag processing(DSP) area. Instead of receiving a solid application-particular coordinated circuit configuration approach, in this brief, we exhibit a novel quickening agent engineering including adaptable computational units that bolster the execution of a vast arrangement of operation formats found in DSP pieces. We separate from past takes a shot at adaptable quickening agents by empowering calculations to be forcefully performed with convey save(CS) organized information. Propelled number juggling plan ideas, i.e., recoding methods, are used empowering CS improvements to be performed in a bigger degree than in past methodologies. Broad exploratory assessments demonstrate that the proposed quickening agent design conveys normal an in so fup to 61.91%in range defer item and 54.43% in vitality utilization contrasted and the condition of-craftsmanship adaptable information ways. In this paper, their fixation is on 16 bit operations yet here in the proposed conspire, the emphasis is on 32 bit operations. Hardware Acceleration fundamentally alludes to the use of PC hardware to play out a few capacities speedier than they are really conceivable inside the product running on broadly useful CPU. The RISC or Reduced Instruction Set Computer is a plan logic that has turned into a standard in Scientific and designing applications. The fundamental target of this paper is to outline and execute of 32 – bit RISC(Reduced Instruction Set Computer) processor for adaptable DSP Accelerator Architecture. The outline will enhance the speed of the processor, and to give the higher execution of the processor. The most vital featureofthe RISC processor is that this processor is exceptionally basic and bolster stack/store engineering. The critical segment delicate his processor incorporate the Arithmetic Logic Unit, Shifter, Rotator and Control unit. The module usefulness and execution issues like territory, power dissemination and spread postponement are examined. Along these lines, here we meet a portion of the primary limitations like Complexity of the direction set, which will lessen the

measure of space, time, cost, power, warm and different things that it takes to actualize the guideline set part of a processor. As the Time of execution reductions, the Speed of execution naturally increments.

**IndexTerms**—Hardware Acceleration, Reduced Instruction Set Computer (RISC), Carry Save formatted Data.

### I.INTRODUCTION

Advanced embedded frameworks target top of the line application areas requiring productive usage of computationally serious computerized flag handling (DSP) capacities. The consolidation of heterogeneity through particular equipment quickening agents enhances execution and diminishes vitality utilization. Despite the fact that application-particular coordinated circuits(ASICs) frame the perfect speeding up arrangement as far as execution and power, their firmness prompts to expanded silicon unpredictability, as numerous instantiated ASICs are expected to quicken different bits.

Numerous analysts have proposed the utilization of space particular coarse-grained reconfigurable quickening agents to build ASICs' adaptability without fundamentally bargaining their execution. Superior adaptable information ways have been proposed to effectively outline or fastened operations found in the underlying information stream graph(DFG) of a bit. The formats of complex tied operations are either separated specifically from the bit's DFG or determined in

A Pre Defined behavioral format library. Plan choices on the quickening agent's information way very effect its productivity. Existing deals with coarse-grained reconfigurable information ways primarily abuse engineering level enhancements, e.g., expanded direction level parallelism(ILP). The space particular engineering era calculations shift the sort and number of calculation units accomplishing an altered plan structure. The adaptable structures were proposed misusing ILP and operation

fastening. As of late, Ansalonietal. Received forceful operation binding to empower the calculation of whole sub expressions utilizing various ALUs with heterogeneous number juggling highlights. DSP part gives a rich arrangement of C-callable deterministic bit benefits that empower designers to make complex applications without bargaining constant due dates. DSP piece is very versatile with multithreading arrangements requiring as few as 1K words.

The a fore specified reconfigurable designs reject number juggling enhancements amid the building union and consider the monly at the inward circuit structure of primitive segments, e.g.,adders, amid the rationale synthesis[11].However, inquire about exercises have demonstrated that the number-crunching advancements at higher deliberation levels than the auxiliary circuit one altogether affect on the information way execution. In[12],timing-driven optimizationsbasedoncarry-save(CS) number juggling were performed atthe post-Register Transfer Level (RTL) outline arrange. In [13], normal sub expression end in CS calculations is utilized to upgrade direct DSP circuits. Vermaetal.[14] created change systems on the application's DFG to amplify the utilization of CS number-crunching earlier the genuine information way blend. DSP piece arrangement should be possible either statically through graphical or scripting devices or powerfully utilizing working framework calls. Notwithstanding barring unused modules, static setup additionally diminishes target memory impression by dispensing with the code required to powerfully make and erase working framework questions, for example, strings and semaphores.

The a for ementioned CS enhancement approaches focus in adaptable information way, i.e., ASIC, usage. As of late, Xydisetal .proposed an adaptable design consolidating the ILP and pipelining methods with the CS-mindful operation tying. In any case, all the a for ementioned arrangements highlight an inborn constraint, i.e., CS improvement is limited to combining just increases/subtractions. ACS to Binary transformation is embedded before every operation that contrasts from expansion/subtraction, e.g., increase, along these lines, distributing various CS to double changes that intensely debases execution because of tedious convey proliferations. In this brief, we propose a superior design conspire for the blend of adaptable equipment DSP quickening agents by consolidating advancement methods from both the engineering and number juggling levels of reflection. We present a flexible at a way engineering that endeavors CS upgraded layouts of tied operations. The proposed design includes adaptable computational units(FCUs), which empower the execution of a huge arrangement of operation formats found in DSP parts. The

proposed quickening agent design conveys normal additions of up to 61.91% in range postpone item and 54.43% in vitality utilization contrasted with condition of-craftsmanship adaptable information ways managing proficiency toward scaled innovations.

## II. CARRY-SAVE ARITHMETIC

CS representation has been widely used to design fast arithmetic circuits due to its inherent advantage of eliminating the large carry-propagation chains. CS arithmetic optimizations rearrange the application's DFG and reveal multiple input additive operations(i.e., chained additions in the initial DFG), which can be mapped onto CS compressors. The go a list to maximize the range that a CS computation is performed with in the DFG. How ever, when ever a multiplication node is in interleaved in the DFG, either a CS to Binary conversion is in vokedor the DFG is transformed using the distributive property. Hence, the in advance of said CS improvement approaches have restricted effect on DFGs ruled by duplications, e.g., separating DSP applications. In this brief, we handle the before said confinement by abusing the CS to Modified Booth(MB) recoding every time a duplication should be performed with in a CS-streamlined information way. In this manner, the calculations all through the duplications are prepared utilizing CS number juggling and the operations in the focused on information way are done without utilizing any halfway convey spread snake for CS to Binary change, in this manner enhancing execution.

A superior information way to execute computerized flag preparing (DSP) portions is presented in this paper. The information way is acknowledged by an adaptable computational part (FCC), which is an immaculate combinational circuit and it can actualize any 2 times 2 formats (group) of primitive assets. In this manner, the information way's execution profits by the intra part tying of operations. Because of the adaptable structure of the FCC, the information way is actualized by a little number of such segments. This takes into consideration coordinate associations among FCCs and for misusing entomb part binding, which additionally enhances execution. Because of the comprehensiveness and adaptability of the FCC, basic and effective calculations perform booking and authoritative of the information stream diagram (DFG). DSP benchmarks integrated with the FCC information way technique demonstrate critical execution enhancements when contrasted and layout based information way outlines. Nitty gritty outcomes on execution time, FCC use, and range are displayed.

## III. FLEXIBLE ACCELERATOR

The proposed adaptable quickening agent engineering is appeared in Fig.1. Each FCU works specifically on CS operands and produces information in a similar frame for direct reuse of bury intervene comes about. Each FCU works on 16-bit operands. Such a bit-length is adequate for the most DSP data paths, but the architectural concept of the FCU can be straight forwardly adapted for smaller or larger bit-lengths.

The number of FCUs is determined at design time based on the ILP and are a constraints imposed by the designer. The CS to B in module is a ripple-carry adder and converts the CS form to the two's complement one. The register bank consists of scratch registers and is used for storing intermediate results and sharing operands among the FCUs. Different DSP kernels(i.e., different register allocation and data communication patterns per kernel)can be mapped onto the proposed architecture using post-RTL data path interconnection sharing techniques.

The control unit drives the overall architecture (i.e., communication between the data port and the register bank, configuration words of the FCUs and selection signals for the multiplexers)in each clock cycle. In this paper, we are introducing the 32 bit RISC Processor for 32 bit arithmetic and logical operations. The RISC processor architecture consists of Arithmetic Logic Unit (ALU), Control Unit (CU), Barrel Shifter, Booth's Multiplier, Register File and Accumulator. RISC processor is composed with load/store (Von Neumann) engineering, implying that all operations are performed on operands held in the processor registers and the principle memory must be gotten to through the heap and store directions. One shared memory for instructions(program) and information with one information transport and one address transport amongst processor and memory.

Guideline and information are gotten in consecutive request so that the inactivity brought about between the machine cycle output be diminished. For expanding the speed of operation RISC processor is composed with five phase pipelining. The pipelining stages are Instruction Fetch (IF), Instruction Decode (ID), Execution (EX), Data Memory (MEM), and Write Back(WB).




Fig. 1. Abstract form of the flexible datapath.

### A. Structure of Flexible Computational Unit

The structure of the FCU (Fig. 2) has been intended to empower elite adaptable operation binding in light of a library of operation formats. Each FCU can be arranged to any of the T1-T5 operation formats appeared in Fig.3. The proposed FCU empowers intra layout operation tying by intertwining the increments performed before/after the increase and plays out any incomplete operation format of the accompanying complex operations:

$$W^* = A \times (X^* + Y^*) + K^* (1)$$

$$W^* = A \times K^* + (X^* + Y^*) (2)$$

The following relation  $\overline{N^*}$  holds for all CS data:  $X^* = \{X^C, X^S\} = X^C + X^S$ . The operand A is a two's complement number. The alternative execution paths in each FCU are specified after properly setting the control signals of the multiplexers MUX<sub>1</sub> and MUX<sub>2</sub> (Fig. 2). The multiplexer MUX<sub>0</sub> outputs Y\* when CL<sub>0</sub> = 0 (i.e., X\* + Y\* is carried out) or Y\* when X\* - Y\* is required and CL<sub>0</sub> = 1. The two's complement 4:2 CS adder produces the N\* = X\* + Y\* when the input carry equals 0 or the N\* = X\* - Y\* when the input carry equals 1. The MUX 1 figures out whether N\* (1) or K\* (2) is increased with A. The MUX2 indicates if K\* (1) or N\* (2) is included with the duplication item. The multiplexer MUX3 acknowledges the out put of MUX2 and its 1's complement and out puts the previous one when an expansion with the duplication item is required (i.e., CL3=0) or the later one when a subtraction is done (i.e., CL3=1). The 1-bit expert for the subtraction is included the CS snake tree.




Fig. 2. FCU.

The multiplier contains a CS-to-MB module, which receives an as of late proposed strategy to recode the 33-bit  $P^*$  in its individual MB digits with insignificant convey proliferation. The multiplier's item comprises of 33bits. The multiplier incorporates a pay strategy for lessening the blunder forced at the item's exactness by the truncation system. However, since all the FCU inputs consist of 32bits and provided that there are no over flows, the 32 most significant bits of the 33-bit  $W^*$  (i.e., the out put of the Carry-Save Adder (CSA) tree, and thus, of the FCU) are embedded in the appropriate FCU when requested. In this paper we are including Shifting, Increment & Decrement and Logical basic gates operations using the RISC instruction set. The system architecture of a 32 - bit RISC processor is shown in Fig. 3.




Fig. 3 System Architecture of a 32 bit RISC processor

**B.DFG Mapping On to the Proposed FCU-Based Architecture**

In order to efficiently map DSP kernels onto the proposed FCU-based accelerator, the semiautomatic syntheses methodology presented in has been adapted. At first, a CS-aware transformation is performed onto the original DFG, merging nodes of multiple chained additions/subtractions to 4:2 compressors. A pattern generation on the transformed DFG clusters the CS nodes with the multiplication operations to form FCU template operations (Fig.4). The designer selects the FCU operations covering the DFG for minimized latency.

Given that the number of FCUs is fixed, are source-constrained scheduling is considered with the available FCUs and CS to B in modules determining there source constraint set. The clustered DFG is scheduled, so that each FCU operation is assigned to a specific control step. A list-based scheduler[21] has been adopted considering the mobility of FCU operations. The FCU operations are scheduled according to descending mobility. The scheduled FCU operations are bound onto FCU instances and proper configuration bits are generated. After completing register allocation, a FSM is generated in order to implement the control unit of the over all architecture.




Fig. 4. FCU template library.

**IV. THE ORETIC LANALYSIS**

In this section, we provide a theoretical analysis of the proposed approach based on the unit gate model. The critical template of the proposed FCU is the T1 of Fig. 4 and reflects an addition–multiplication–addition operation chaining (AMADFG). Fig.5(a) shows the AMADFG when all operands are in two's complement form. Fig.5(b) shows how optimizes the AMADFG. Fig.5(c) illustrate show distributes the multiplication operation over the CS formatted data. The proposed approach in Fig.5(d) in incorporate the CS-to-MB recoding unit. We assume 32-bit input operands for all the designs and, without loss of generality, we do not consider any truncation concept during the multiplications. Fig.5(e) shows the area-delay trade off so fall the alternative designs. As shown, the proposed design solution is the most effective among all the design alternatives.




Fig. 5 Typical cleanings of adder-multiplication-addition operations reflecting T1 template of Fig. 3. Its design is based on: (a) two's complement arithmetic, (b) CS optimizations (c) CS optimizations with multiplexers distribution and (d) incorporating the CS-to-MB module concept. (e) Positioning of the proposed approach with respect to the two's complement one and the CS optimizations.

**V. EXPERIMENTAL EVALUATION**

**A. Circuit-Level Exploration of the Proposed FCU With Respect to Technology Scaling**

A circuit-level comparative study was conducted among the proposed FCU, the flexible computational component(FCC) and there configurable arithmetic unit(RAU) of in scaled technology nodes. The CS representation requires twice the number of bits of the respective two's complement form, thus, increasing wiring and affecting performance in scaled technologies. This experimentation targets to show that the scaling impact on the performance does not eliminate the benefits of using CS arithmetic. The three units considered were described in RTL using Verilog. The CSA tree of the proposed FCU and the adders and multipliers of the FCC were imported from the Synopsys Design Ware library. We used Synopsys Design Compiler to synthesize the examined units and the TSMC130,90, and 65nm standard cell libraries. We synthesized each unit with the highest optimization degree at its critical clock period and 20 higher ones with a step interval of 0.10ns. Fig.6 reports the area complexity of the evaluated units at 130,90, and 65nm of synthesis technology.

At 130nm, the proposed FCU, the FCC, and the RAU operate with out timing violations starting at 2.98, 4.83, and 1.99ns, respectively. At 90nm, the proposed FCU, the FCC, and the RAU are timing functional starting at 1.66,2.46, and 1.01ns, respectively. In addition, at 65nm, the proposed FCU, the FCC, and the RAU start operating with out timing violations at 1.13,1.68, and 0.67ns, respectively. As the synthesis technology is scaled down, Fig.6 shows that the proposed FCU out performs the FCC in terms of critical delay and are a complexity, but presents larger values for these metrics than the RAU in all the

technology nodes. However, RAU's flexible pipe line stage(FPS) features limited ability in carrying out heavy arithmetic operations as shown from their MOPS/W evaluation in Fig.7.




Fig. 6. Area-time diagram of FCUs.

Fig. 7 shows the MOPS/W values for the proposed FCU, the FCC, and the RAU at their critical clock periods with respect to the synthesis technology. For each unit, we consider the templates with the largest number of active operations with out overlapping the one another and calculate the average((#Ops)/(#Cycles)) factor. The #Ops derives from the two's complement arithmetic operations (additive or multiplicative). For CS-aware units, i.e., FCU and RAU, the CS to Bin module runs in parallel with the FCU or RAU, thus counting as one additive operation. In particular, for the proposed FCU, we consider the templates T1 (or T2) with six operations (e.g., five operations from T1 and one operation from CS to Bin) in one cycle and T3 with five operations in one cycle.




Fig. 7. MOPS/W values of FCUs at the lowest achievable clock periods with respect to the synthesis technology.

Thus,  $((\#Ops)/(\#Cycles))_{FCU} = 11/2$ . For the FCC, we consider only the full load case of four operations in one cycle resulting in  $((\#Ops)/(\#Cycles))_{FCC} = 4$ . In addition, for the RAU, we consider the template of five additive operations that are carried out in one cycle, and the template of one multiplication that needs four cycles. Thus,  $((\#Ops)/(\#Cycles))_{RAU} = 21/8$ . The clock frequency Clk Freq is the highest one that each unit achieves (i.e., the critical clock period). The power values for computing the MOPS/W should have been extracted by simulating each unit with Model sim for 216 random inputs and using the Synopsys Prime Time-PX with the average calculation mode

triggered. As shown, the proposed FCU delivers average MOPS/W gains across technology nodes of 6x and 2x over FCC and RAU, respectively. Thus, as the synthesis technology is scaled down, the benefit of the proposed FCU remain.

**B.Mapping of DSP Kernels onto the Proposed FCU-Based Architecture**

We examined the efficiency of the proposed solution by mapping and accelerating DSP kernels on to the FCU data path, that is:

- 1) A sixth-order ELLIPTIC filter;
- 2) A 16-taps Finite Impulse Response filter (FIR16);
- 3) A non linear IIR VOLTERRA filter;
- 4) An 1-D unrolled Discrete Cosine Transform (DCT) kernel(UDCT);
- 5) The 2-D JPEG DCT (JPEGDCT) [25]; and
- 6) The 2-D Inverse MPEGDCT (MPEG\_IDCT).

The kernels were scheduled and mapped onto the architectures based on the proposed FCU, the FCC [4], and the RAU. The proposed architecture comprises four FCUs and one CS to Bin module, the FCC-based one contains two FCCs(=8ALUs+8Multipliers), and the RAU-based architecture consists of four FPSs and one CS to Bin module. For each kernel mapped, the maximum memory bandwidth has been allocated between the local storage and the processing elements. All the data paths were synthesized at 65nm. The clock periods were specified at 1.60, 2.20, and 1.20 ns for the proposed FCU, the FCC-, and the RAU- based architectures, respectively, considering the critical delays of Section V-A plus a slack of 0.50ns for absorbing any delays embedded by the multiplexers and control units. Energy consumption values were calculated through Prime Time-PX after simulating each data path with Model sim.

Table I reports the execution latency, area complexity, and energy values of the DSP kernels mapped on to the examined architectures. The execution at ency is the total number of cycles multiplied by the clock period for the synthesis of each architecture. The average latency gains of the proposed FCU-based architecture over the ones built on the FCC and the RAU are 33.36% and 56.69%, respectively. Regarding the area complexity, the proposed FCU-based architecture delivers average gains of 31.75% and 13.23% over the FCC- and RAU-based solutions, respectively. As shown, different kernels demand different resources due to the differing needs regarding the number of scratch registers and multiplexers, as well as the complexity of the control unit(i.e., the more cycles a mapped kernel needs for execution, the more complex the control unit). Table I also reports the metrics

of the area-delay product and the energy providing a clear view of the beneficial characteristics of the proposed approach and allowing us to safely conclude that the proposed architecture forms a very efficient solution for DSP acceleration.

TABLE I  
EXECUTION LATENCY, AREA COMPLEXITY, AND ENERGY FOR DSP KERNELS MAPPED ONTO THE PROPOSED FCU, THE FCC, AND THE RAU AT 65 nm

Kernel	Prop. FCU			FCC [4]			RAU [7]			A x L Gain over FCC (%)	E Gain over FCC (%)	A x L Gain over RAU (%)	E Gain over RAU (%)
	L <sup>a</sup>	A <sup>b</sup>	E <sup>c</sup>	L	A	E	L	A	E				
ELLIPTIC	9.6	21636	398.72	13.2	41226	348.48	14.4	22042	234.72	61.83	42.98	34.56	15.34
FIR16	9.6	21150	182.40	17.6	17387	297.44	19.2	25975	391.68	33.65	38.68	59.29	53.43
VOLTERRA	8.0	19383	144.00	15.4	38299	264.88	23.2	21069	337.68	73.71	45.64	70.79	37.36
JPEGDCT	209.6	42803	5240.00	301.4	59697	7625.42	530.8	47588	14006.52	50.30	31.28	63.80	62.60
MPEG_IDCT	216.0	41535	3318.40	286.0	59382	6290.00	580.8	46156	11906.40	47.19	48.85	66.53	73.97
UDCT	212.8	17387	3553.76	281.6	40100	4111.36	625.2	25169	10128.24	67.25	13.56	78.49	64.91
Average	-	-	-	-	-	-	-	-	-	55.65	36.83	61.91	54.43

<sup>a</sup> Execution latency in ns. <sup>b</sup> Area complexity in word<sup>2</sup>. <sup>c</sup> Energy consumption in pJ

Table II shows the theoretically estimated values for the execution at ency and area complexity of the DSP kernels mapped on to the examined architectures. The analysis is based on the unit gate model as in Section-IV. Regarding both the execution at ency and the area complexity and considering all the DSP kernels, the proposed FCU-based architecture out performs the ones built on the FCC and the RAU. As expected, the timing constraints and the effects of cell sizing implied by the Design Compiler synthesis tool, in some cases result in inconsistencies between the experimental and the theoretical studies, e.g., in Table I, the latency of ELLIPTIC kernel on FCC is more efficient than the one on RAU, but in Table II, the RAU-based ELLIPTIC kernel out performs the one based on the FCC. In any case, both the experimental and theoretical analysis indicated that the proposed approach forms the most efficient architectural solution. Table III illustrates device utilization summary of proposed scheme using RISC.

TABLE II  
THEORETICALLY ESTIMATED EXECUTION LATENCY AND AREA COMPLEXITY FOR DSP KERNELS

Kernel	Prop. FCU		FCC [4]		RAU [7]	
	L <sup>a</sup>	A <sup>b</sup>	L	A	L	A
ELLIPTIC	258	14572	534	30056	360	27642
FIR16	258	14860	712	27176	480	26850
VOLTERRA	215	14092	623	28136	630	24666
JPEGDCT	5633	22420	12193	36806	13020	33912
MPEG_IDCT	5805	23572	11570	36806	14520	33768
UDCT	5719	14284	11392	29624	15630	28044

<sup>a</sup> Execution latency in time equivalents (T<sub>g</sub>).

<sup>b</sup> Area complexity in area equivalents (A<sub>g</sub>).

TABLE III

DEVICE UTILIZATION SUMMARY (ESTIMATED VALUES)			
Logic Utilization	Used	Available	Utilization
Number of Slices	147	4656	3%
Number of 4 input LUTs	270	9312	2%
Number of Bonded IOBs	67	232	28%

## VI.CONCLUSION

A 32-bit RISC processor with 16 instruction set has been designed. Every instruction is executed in one clock cycles with 5-stage pipelining. The design is verified through exhaustive simulations. The processor achieves higher performance, lower area and lower power dissipation for flexible DSP accelerator architecture. This processor can be used as a systolic core to perform mathematical computations like solving polynomial and differential equations. In this brief, we introduced a flexible accelerator architecture that exploits the incorporation of CS arithmetic optimizations to enable fast chaining of additive and multiplicative operations. The proposed flexible accelerator architecture is able to operate on both conventional two's complement and CS-formatted data operands, thus enabling high degrees of computational density to be achieved. Theoretical and experimental analyses have shown that the proposed solution forms an efficient design trade off point delivering optimized latency/area and energy implementations.

## REFERENCES

- 1) P. Ienne and R. Leupers, Customizable Embedded Processors: Design Technologies and Applications. San Francisco, CA, USA: Morgan Kaufmann, 2007.
- 2) P.M. Heysters, G.J.M.Smit, and E.Molenkamp, "A flexible and energy-efficient coarse-grained reconfigurable architecture for mobile systems," *J.Supercomput.*, vol.26,no.3,pp.283–308,2003.
- 3) B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins, "ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix," in *Proc.13th Int. Conf. Field Program. Logic Appl.*, vol.2778.2003,pp.61–70.

- 4) M. D. Galanis, G. Theodoridis, S. Tragoudas, and C.E. Goutis, "A high-performance data path for synthesizing DSP kernels," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 25, no. 6, pp.1154–1162, Jun.2006.
- 5) K. Compton and S.Hauck, "Automatic design of reconfigurable domain-specific flexible cores," *IEEE Trans. Very Large Scale Integr.(VLSI) Syst.*, vol.16,no.5,pp.493–503,May2008.
- 6) S.Xydis, G.Economakos, and K.Pekmestzi, "Designing coarse-grain reconfigurable architectures by inlining flexibility into custom arithmetic datapaths," *Integr., VLSIJ.*, vol.42,no.4,pp.486–503,Sep.2009.
- 7) S.Xydis, G.Economakos, D.Soudris, and K.Pekmestzi, "High performance and area efficient flexible DSP data path synthesis," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 19, no. 3, pp. 429–442, Mar.2011.
- 8) G.Ansaloni, P.Bonzini, and L.Pozzi, "EGRA: A coarse grained reconfigurable architectural template," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol.19,no.6,pp.1062–1074,Jun.2011.
- 9) M.Stojilovic, D.Novo, L.Saranovac, P.Brisk, and P.Ienne, "Selective flexibility: Creating domain-specific reconfigurable arrays," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol.32,no.5,pp.681–694, May2013.
- 10) R.Kastner, A.Kaplan, S.O.Memik, and E.Bozorgzadeh, "Instruction generation for hybrid reconfigurable systems," *ACM Trans. Design Autom. Electron. Syst.*, vol.7,no.4,pp.605–627,Oct.2002.
- 11) T. Kim and J. Um, "A practical approach to the synthesis of arithmetic circuits using carry-save adders," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 19, no. 5, pp. 615–624, May2000.
- 12) A.Hosangadi, F.Fallah, and R.Kastner, "Optimizing high speed arithmetic circuits using three-term extraction," in *Proc. Design, Autom. Test Eur. (DATE)*, vol.1.Mar.2006, pp.1–6.
- 13) A. K. Verma, P. Brisk, and P. Ienne, "Data-flow transformations to maximize the use of carry-save representation in arithmetic circuits," *IEEE Trans.*

- Comput.-Aided Design Integr. CircuitsSyst.,vol.27,  
no. 10, pp.1761–1774,Oct.2008.
- 14) B.Parhami, Computer Arithmetic: Algorithms and  
Hardware Designs. Oxford, U.K.:  
OxfordUniv.Press,2000.
  - 15) G. Constantinides, P. Y. K. Cheung, and W. Luk,  
Synthesis and Optimization DSP Algorithms.  
Norwell, MA, USA: Kluwer, 2004.
  - 16) N.Moreano, E.Borin, C.deSouza, and G.Araujo,  
“Efficient data- path merging for partially  
reconfigurable architectures,” IEEE Trans. Comput.-  
Aided Design Integr. CircuitsSyst.,vol.  
24,no.7,pp.969–980, Jul.2005.
  - 17) S.Xydis, G.Palermo, and C.Silvano, “Thermal-aware  
data path merging for coarse-grained reconfigurable  
processors,” in Proc.Design, Autom. Test Eur. Conf.  
Exhibit. (DATE),Mar.2013,pp.1649–1654.
  - 18) K. Tsoumanis, S. Xydis, C. Efstathiou, N.  
Moschopoulos, and K.Pekmestzi, “An optimized  
modified booth recoder for efficient design of the  
add-multiply operator,” IEEE Trans.  
CircuitsSyst.I,Reg.Papers, vol.61,no.4,pp.1133–  
1143,Apr.2014.
  - 19) Y.-H.ChenandT.-Y.Chang,“Ahigh-accuracy adaptive  
conditional- probability estimator for fixed-width  
booth multipliers,”IEEE Trans. Circuits Syst. I,  
Reg. Papers,vol. 59, no. 3, pp. 594–603,  
Mar.2012.
  - 20) G.D.Micheli, Synthesis and Optimization of Digital  
Circuits, 1sted. New York,NY,USA: McGraw-  
Hill,1994.
  - 21) N.H.E.Weste and D.M. Harris, CMOSVLSI  
Design: ACircuits and Systems Perspective,  
4thed.Reading,MA,USA:Addison-Wesley, 2010.