

Accurate Analysis of SET effects on Flash-based FPGA System-on-a-Chip for Satellite Application

Original

Accurate Analysis of SET effects on Flash-based FPGA System-on-a-Chip for Satellite Application / Raoul, Grimoldi; David, Merodio Codinachs; Luca, Fossati; Du, Boyang; Sterpone, Luca. - ELETTRONICO. - (2016). ((Intervento presentato al convegno IEEE 19th International Symposium on Design and Diagnostic of Electronic Circuits & Systems (DDECS) tenutosi a Kosice, Slovakia nel April 20-22.

Availability:

This version is available at: 11583/2651246 since: 2016-09-29T11:32:36Z

Publisher:

Published

DOI:

Terms of use:

openAccess

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

Publisher copyright

(Article begins on next page)

Accurate Analysis of SET effects on Flash-based FPGA System-on-a-Chip for Satellite Applications

Sarah Azimi, Boyang Du
Luca Sterpone
Dipartimento di Automatica e
Informatica
Politecnico di Torino
Torino, Italy

Raoul Grimoldi
CGS SpA
Milano, Italy

David Merodio Codinachs
Luca Fossati
European Space Agency
ESTEC
Noordwijk, The Netherlands

Abstract—The increase of technology node scaling makes VLSI devices more and more vulnerable to Single Event Effects (SEEs) induced by highly charged particles such as heavy ions. Among these, Single Event Transient (SETs) are of growing concern. In this paper, we describe a novel methodology combining simulations and analytical models for the analysis of SET sensitivity on Systems-on-a-Chip (SoCs) implemented on Flash-based Field Programmable Gate Array (FPGA) for safety critical applications. In details, the proposed method allows the accurate measurement of the transient pulse source induced by radiation particles and the estimation of the SoCs sensitivity individuating the expected error rate for the user elements including combinational logic and sequential element. The proposed method has been applied to an industrial SoC used for the Euclid European Space Agency mission including more than ten different modules calculating the expected error rate related to each module. The obtained results demonstrate the feasibility of the proposed approach.

Keywords—Single Event Transient, Modeling, Radiation effects, Systems-on-a-Chip,

I. INTRODUCTION

Nowadays, space satellites embed hundreds of Systems-on-a-Chip which dispatches various functionalities ranging from avionic controls and on-board communications to data elaboration and image analysis. Due to their flexibility and performances, as reported by the European Space Agency (ESA) technology roadmap [1], Field Programmable Gate Arrays devices are progressively adopted in geostationary orbit (GEO) and interplanetary spaceships with an exponential request of area size and device complexity.

Among the various available FPGA technologies, FPGAs with Flash-based configuration cells are particularly suitable for these applications since they are almost immune to permanent loss of the configuration data. However, these devices are composed of floating gate switches that can suffer transient effects, also called Single Event Transient (SET). This phenomenon may happen in two conditions: a particle hits a sensitive nodes in the logic configured as latch or Flip-Flop altering the content of the storage cell; or, a particle hits a sensitive node of a logic gate cell provoking an SET event propagating through the circuit logic gates. While the first condition is generally protected by redundancy-based

mitigation approaches such as Triple Modular Redundancy (TMR); in the second condition, since during the propagation the pulse width and amplitude may change, the electrical pulse traversing logic gates and routing wires may become indistinguishable from operational electrical signals, [2].

This phenomenon has been investigated in various research works, demonstrating that the SET pulse-width is modulated and modified when it traverses different types of logic gates and routing switches. The accurate modeling of the SET propagation would have several fundamental benefits on two sides: the former is the evaluation of the radiation-induced SET sensitivity and the latter is the effective application of mitigation techniques. In previous work, the Single Event Transient (SET) sensitivity of the FPGA fabric was investigated also including Flip-Flops (FFs) and the large static RAM memory blocks. The characterization was done at various frequencies (ranging from 1 to 10 MHz) providing different probability of capturing SET within the combinational gates [3]. Several specific benchmarks were investigated under radiation test campaigns, while the unique SoC evaluated until now consists on an ARM-based Cortex-M3 processor and this was evaluated only with respect to the Single Event Functional Interrupt (SEFI) phenomena. However, previous works did not provide a realistic and effective model of the SET phenomena.

The main contribution of this paper consists in providing an analysis environment, which allows effectively modeling the Single Event Transient source phenomena and analyzing the sensitiveness of complex SoCs. The proposed environment is based on two distinguishable improvements: the former consists in a new SET model that has been analytically described in relation to electrical injection campaigns and that is now able to effectively model the Propagation Induced Pulse Broadening (PIPB) effect; the later consists in an accurate topological analysis of the Flash-based FPGA architecture under test which results in a validated interconnections routing structure.

The proposed SET model and the developed analysis environment have been applied to an SoC mapped on a MicroSemi ProASIC3 Flash-based FPGAs that is currently under development within the frame work of the Euclid mission oriented to the map of the geometry of the dark

Universe [15]. The experimental results provide an effective estimation of the module error cross-section on the basis of the Euclid radiation environment and the overview of the SET phenomena that will affect the circuit on its realistic operational life.

The paper is organized as follows. Section II summarizes the already published works inherent the previously Single Event Transient test methodology. Section III introduces the proposed methodology and it focuses on the overall implementation phases while Section IV presents our experimental results. Finally, conclusions and future works are outlined in Section V.

II. RELATED WORK

Several studies have been done in order to analyze the SET phenomenon [2], the propagation of the transient pulse through the combinational logic data path and routing resources [3] on flash-based FPGA. Previous studies focus on the nature of these events. New insight on flash-based FPGA is investigated in [4]. A new methodology for effectively measuring the width of radiation-induced transient faults has been proposed in [5] [6]. However, they are not effective for a representative example of realistic designs. In these considerations, only the effect related to delay of SET has been investigated without respect to the filtering and broadening effects.

Recent studies reported radiation test experiment and electrical fault injection of SET propagation on custom circuits designed specifically to observe SETs [7].

Previous work of accurate SET pulse electrical injection shows a strong SET pulse-width modulation when SET pulse traverses logic gates [8]. In addition, it has been concluded that the SET pulse width at the input of the storage element is strictly dependent on the propagation and type of traversed logic gates [9]. This SET pulse width is also dependent on the routing structure of the used technology [8]. In [10], an analytical model for analyzing the sensitivity of SET nonmetric technology has been proposed. This model has been used for the accurate simulation of GPGPU applications against the occurrence of transient errors. Using this model, it is possible to propagate SET pulse from the affected location to the registers involved in the computation allowing to determine the right influence of SEE in the GPGPU architecture [11].

In this paper, we propose a methodology based on electrical model of the FPGA logic cells and routing resources to estimate PIPB effects. Using the proposed method, it is possible to reproduce the behavior of SETs propagation through the logic and routing resources.

III. THE DEVELOPED ANALYSIS ENVIRONMENT

The aim of this work is to propose an effective model of SET phenomena generated by radiation particles within the silicon structure of the devices in order to investigate the SET propagation behavior with respect to the effects of routing resources.

As illustrated in Figure 1, we developed a workflow to analyze the sensitivity of a FPGA design against SET phenomena. This process requires the elaboration of the FPGA architecture. Therefore, for the preliminary phase a commercial tool is used to generate synthesized netlist from the VHDL

source files. Using a tool developed by us, we are able to create a Physical Design Description (PDD) file from the netlist. From this PDD file, all the paths in the design, coordinates and types of the gates are extracted. Taking into account the coordinates of the gates and information extracted from the FPGA architecture database (included in the commercial tool by the FPGA vendor), we are able to estimate the routing resources used in the design and assign proper delay to them. In addition, we developed a Matlab model to simulate the SET propagation behavior when it traverses different types of gate.

In order to explore the propagation of SET pulses, the advanced model generates SET pulses for injecting in simulation environment of the design under investigation. At this phase, a Matlab algorithm is applied to perform the SET propagation and analyze a circuit mapped of FPGA. This algorithm locates all the combinational gates as injection points and identifies the nodes along the propagation path until a storage element is reached. Then a SET pulse is generated. Considering routing delay effects and the filtering and broadening effects for each node, the generated SET propagate along the path until input of a storage element. As a result of this algorithm, the profiles reaching at the storage elements are used for assessing the SET sensitivity of the circuit.

Using this information generated by the SET propagation algorithm allows us to consider a propagation of the generated SET through the circuit and observe the circuit sensitivity under the fault injection.




Figure 1. The overview of the developed analysis environment.

a. Logic Model

The main idea behind the proposed work is based on the accurate modeling of the SET phenomena induced by the radiation particles within the silicon structure of the nanometer devices. Since SPICE is not able to simulate broadening effects, Matlab has been used to provide the physical model of this effect. For having a physical SET model, the technology and design information is required such as thickness, area, resistance and capacitance of interconnection and device layers. However, in our developed model, some of these parameters are currently under definition.

For the first step of this model, SET pulse is generated

according to the characterization provided in (1-4). This characterization is divided into four regions, according to the relation between duration of the transient pulse at the n -th logic stage, τ_n and the gate delay, τ_p . k is a fitting parameter which depends on the technology of interest and tp_{HL} and tp_{LH} are the propagation behavior relating to gates. The first region is corresponding to the situation in which the transient pulse is filtered out. The second one signifies the case in which the SET may have its duration broadened or attenuated as it propagates through the chain of logic gates. In the third and fourth region, the electrical masking occurs [12].

For the next step, propagation is performed. For this step, the propagation behavior of each logic cell and the routing effects is needed. This issue is elaborated more in the next parts.

As a result, by using the propagation behavior of each gate and routing delay for the routing among logic functions, it is possible to inject the SET pulse at the sensitive nodes and analyze their widths at the input of storage elements if they can ever reach any.

The model consists of three phases: the generation of the SET pulse phenomena which is modeled as a transient pulse shape, as illustrated in Figure 2, the localization of a combinational gate and the execution of the propagation of the SET pulse starting from each sensitive node of the circuit and traversing the logical gates and routing interconnection until an input of a storage element is reached. Using this model, it is possible to identify the expected SET width and estimating the global sensitivity of the circuit.

In order to generate the pulse shape, the developed model elaborates the physical layout description of each circuit logic gate, described by standard Graphic Database System for IC layout (GDS-I).

$$1. \text{if } (\tau_n < k\tau_p) \rightarrow T_{n+1} = 0$$

$$2. \text{if } (T_n > (k+3)\tau_p) \rightarrow T_{n+1} = T_n + \Delta t_p$$

$$3. \text{if } ((k+1)\tau_p < T_n < (k+3)\tau_p) \rightarrow T_{n+1} = \frac{(T_n^2 - \tau_p^2)}{T_n} + \Delta t_p$$

$$4. \text{if } (k\tau_p < T_n < (k+1)\tau_p) \rightarrow T_{n+1} = (k+1)\tau_p \left(1 - e^{-\left(k - \left(\frac{\tau_n}{\tau_p}\right)\right)} \right) + \Delta t_p$$




Figure 2. SET pulse shape generated (t_n) and after the propagation through a logic gate (t_{n+1}).

b. Routing Model

The developed routing model is based on an accurate calculation of the propagation delay of routing system. Based on this investigation of routing structure, Figure 3, there are four level of hierarchy: extra array long lines (d) which consist of the longest interconnection, intra array long lines (b) allowing long connections through the whole device, medium lines (a) and short lines (c) for local routing resources. These four levels have been extracted using Actel Libero Software tool. According to this software, we are able to identify the exact number of the segments between logic functions. By calculating the propagation delay of routing segments, we are able to assign the propagation delay to the related kind of rout. We reported in Table I the data obtained from the ProASIC3 MicroSemi device family.

TABLE I ROUTING TOPOLOGY ORGANIZATION ON PROASIC3 DEVICES

Label	Kind of rout	Delay [ns]	Distance [#block]
(a)	short	0.8	1
(b)	medium	1.01	2
(c)	intra long	1.265	6
(d)	extra long	1.239	12




Figure 3. The device routing topology of the Microsemi ProASIC3 family.

For considering the effect of the routing on the whole circuit, we extracted the coordinate of the logic functions. Using these coordinates, it is possible to know the number and the kind of the routs used between two logic functions. As a result of the proposed model, by calculating the kind and number of routs in the circuit and estimating the delay for each rout, it is possible to consider the routing effect on SET propagation on the whole circuit.

c. Physical characterization

The purpose of this part is to analyze the SET propagation behavior with the situation in which a 1-0-1 transition SET pulse is inserted at the start of a chain of different type of gates. It is known that each gate has different SET propagation behavior related to the difference between the propagation delays of t_{pHL} and t_{pLH} as reported in Table II.

TABLE II SET PROPAGATION BEHAVIOR FOR GATE

Gates	Gate t_{pLH} [ps]	Gate t_{pHL} [ps]
NAND	157.18	178.27
INV	117.31	79.59
NOR	151.32	86.14

The transient pulse broadening and filtering at a node is dependent on these values [8]. For investigating the SET behavior, we consider a chain of 5,652 inverters in the experiment. We inject SETs of different durations at the start of the chain and measured the pulse durations at the end of the chain. In Table III we reported the SET injection and the output pulse durations as follows.

TABLE III PULSE BROADENING MEASUREMENT

Input Pulse [ns]	Chain output pulse [ns]
19.58	26.84
12.35	18.69
8.33	16.70
4.25	12.35
3.34	12.47
2.49	12.59
1.89	12.33

As can be seen from results in the table III, the transient pulse broadening effects occur when the SET pulse traverses through the chains. There is a difference between propagation delays t_{pHL} and t_{pLH} , which causes this effect at different circuit nodes.

Regarding to the model proposed in [12], for a 0-1-0 transition, the transient pulse broadening at a node is approximately the difference between the propagation delays.

$$\Delta t_p = t_{pLH} - t_{pHL}$$

$$\text{if } (t_{SET} > (k + 3)t_{pHL}) \rightarrow t_{out} = t_{SET} + \Delta t_p$$

In the proposed model, considering the number of the inverters (n) used in the experimental results, we are able to estimate the behavior of the inverter used in the experimental test. Using the SET duration injected, the pulse duration at the

output and the number of inverters, t_{pHL} and t_{pLH} can be calculated for each SET pulse.

$$\Delta t_p(\text{total}) = n * (t_{pLH} - t_{pHL})$$

$$t_{pHL} < t_{SET} / 7$$

Comparing the simulation results and experimental results, by means of t_{pHL} and t_{pLH} , for each SET pulse at the input of the first inverter, we are able to estimate the pulse duration in the output of the 5,652 inverters chain. The comparison between the experimental analysis and the results of the simulation are reported in Table IV.

TABLE IV COMPARATIVE ANALYSIS

Input Pulse [ns]	Output Chain Pulse [ns] Experimental Result	Output Chain Pulse [ns] Simulation Result	t_{pLH} [ns]	t_{pHL} [ns]
19.57	26.84	26.93	2.80	2.80
12.35	18.69	18.74	1.77	1.77
8.33	16.70	16.75	1.19	1.19
4.25	12.35	12.39	0.61	0.61
3.34	12.47	12.47	0.47	0.47
2.49	12.59	12.61	0.36	0.36
1.89	12.33	12.34	0.27	0.27

IV. EXPERIMENTAL RESULTS

The experimental evaluation of the proposed methodology has been performed on a SoC that will be embedded in the Euclid space mission and has been implemented on Microsemi ProASIC3 A3P3000 Flash-based FPGA device [15]. We performed two different analyses: the first is the evaluation of the error cross-section of the SoC divided per module, while cross-section is considering as a calculation of the sensitive area of our testes circuit. The second analysis is a detailed SET estimation. Both the analyses have been performed considering the synthesized netlist.

a. Characteristics of the analyzed SoC

The SoC design implemented on the ProASIC3 Flash-based FPGA consists on a data elaboration core. The overall resource usage of the entire SoC is illustrated in Table V where we reported the resource count divided by input/output pins, combinational gates and sequential element. Please note that the design is using around the 68% of the overall available logic element.

TABLE V RESOURCE USAGE OVERVIEW

Resource Type	Resource Number [#]
Input	62
Output	54
Combinational	18,461
Sequential	5,291

The SoC resource hierarchical organization is divided into 12 modules implemented on the Flash-based FPGAs as reported in Table VI, where it is possible to observe the number of sequential and combinational elements. In details, the design embeds two SpaceWire cores [16] surrounded by different processing elements devoted to data sampling and transmission to the Euclid external unit. Please note that the two SpaceWire components (SPW_CTRL_1 and SPW_CTRL_0) are two copies of the same unit; the number of different sequential and combinational is due to the synthesizer simplification.

TABLE VI RESOURCE ALLOCATION PER MODULE

Module	Sequential [#]	Combinational [#]
SPW_CTRL_1	956	1,702
SPW_CTRL_0	955	1,709
UART	493	2,518
DMA	565	3,355
Sidecar data	575	1,129
Control 1	200	1,836
Processing Block 0	184	825
Sidecar tm	257	890
Control 0	859	1,775
AH bus	74	617
AP bus	92	1,874
Clock_handler	81	54

b. SoC transient error cross-section

The SoC under test has been evaluated estimating the error cross-section sensitivity. In order to perform this computation, we analyzed the integral fluency expected for the nominal duration of the mission, which is 6.25 years. For that purpose the CREME/CREME96 method has been used [17] to obtain the Linear Energy Transfer (LET) spectra for the three levels of activity during the entire Euclid lifetime, as illustrated in Figure 4. In general, in order to compute the upset rate of a circuit from the predicted fluxes, it is necessary to know specific design characteristics, in particular the size of the sensitive volume and the equivalent critical charge.




Figure 4. CREME96 Galactic Cosmic Ray LET Spectra for the three levels of activity, nominal (quite), worst week, and peak 5 minutes (worst case) for a component shielded by 1 g/cm².

Thanks to the characterization previously performed in [7] [11], we were able to estimate the normalized SET error-cross

section for each single ProASIC3 Versatile and routing segment as illustrated in Table VII.

TABLE VII NORMALIZED RESOURCE SET CROSS-SECTION

Resource	SET Normalized cross-section [#]
Routing Segment	1.31E-10
VersaTile	2.60E-08

The SET normalized cross-section coefficients have been elaborated with the topological architecture extracted by the proposed methodology obtaining an overall SoC transient error cross-section of 1.77E-4. Figure 5 illustrated the transient error cross-section per module. It is necessary to notice that the Control_Block module is the most sensitive ones nevertheless it is not the module with the greater number of sequential or combinational element. The explanation of this result is related to the intrinsic complexity of the routing interconnections that significantly contribute to the final transient cross-section count.




Figure 5. Normalized Transient Error cross-section per module computed with the proposed approach.

c. SET Propagation Induced Pulse Broadening

The proposed method has been used to individuate the effective Single Event Transient distribution. The obtained results are illustrated in Figure 6 where the propagation of various SETs pulse width are considered on the overall count of the circuit combinational paths. As it is possible to notice all the SETs having width minor or equal than 0.45 ns are completely filtered. This phenomena is due to the electrical behavior of the 130nm cells which are going to filter signal transitions lower than 0.45 ns. On the other hand, SETs are progressively not filtered starting from 0.7 ns.




Figure 6. Combinational Path-Single Event Transient Sensitivity.

We also measured the PIPB effect considering the selected SET pulse width. The results are reported in Table VIII, showing the maximal PIPB peak, which is around 1.50 ns where SETs are broadened up to 20% of their original widths.

TABLE VIII PROPAGATION INDUCED PULSE BROADENING (PIPB) AND MAXIMAL BROADENING SET ON SYNTHESIZED NETLIST

SET pulse [ns]	PIPB [inj _{width} /out _{width}]	Max SET width [ns]
0.10	0	0
0.30	0	0
0.45	0	0
0.70	1.17	0.82
1.00	1.17	1.17
1.50	1.20	1.80
2.00	1.15	2.30
2.50	1.12	2.80
3.00	1.10	3.30
4.00	1.08	4.30

V. CONCLUSIONS AND FUTURE WORKS

In this paper we presented an analysis environment developed to effectively model the Single Event Transient (SET) phenomena and to analyze the sensitiveness of a Flash-based FPGAs oriented complex SoCs. The developed environment has been experimental evaluated on a realistic space-oriented SoC related to the Euclid deep-space mission. At first, the obtained results demonstrated that the new developed SET model has been correctly modeled and accurately satisfy data coming from fault injection. Secondly, experimental results demonstrated that our environment integrates different PIPB effect with an effective level of accuracy. As future works, we planned to perform radiation-test experiments to validate our simulation environment.

REFERENCES

- [1] E. Williams, "ESA Technology Roadmaps", [online] www.esa.int/our_activities/space_engineering_technology/ESA_s_long-term_technology_plans_for_space_exploration
- [2] M. Andjelkovic, V. Petrovic, Z. Stamenkovic, G. Ristic, "Simulation-based Analysis of the Single Event Transient Response of a Single Event Latch-up Protection Switch", IEEE 18th International Symposium on Design and Diagnostic of Electronic Circuits & Systems (DDECS), 2015, pp. 255 – 258.
- [3] N. Rezzak, D. Dsilva, Jih-Jong Wang, N. Jat, "SET and SEFI Characterization of the 65 nm SmartFusion2 Flash-based FPGA under Heavy Ion Irradiation", IEEE Radiation Effects Data Workshop, 2015, pp. 1 – 4.
- [4] J.J. Wang, S. Samiee, h.-S. Chen, C.-K. Huang, M. Cheung, J. Borillo, S.N. Sun, B. Cromquist, J. McCollum, Total ionizing does effects on flash-based field programmable gate array, IEEE Trans. Nucl. Sci. 51 (Part 2) (Dec 2004) 3759-3766.
- [5] L. Sterpone, N. Battezzati, F. Lima Kastensmidt, and R. Chipana, "An analytical Model of the Propagation Induced Pulse Broadening (PIPB) Effects on Single Event Transient in Flash- Based FPGAs", IEEE Trans. Nucl. Sci 58 (Oct 2011) 2333-2340
- [6] V.Ferlet Cavois, V. Pouget, D. McMorrow, J. R. Schwank, N. Fel, F. Essely, Investigation of the propagation Induced Pulse Broadening (PIPB) Effect on Single Event Transients in SOI and Bulk Inverter Chains, IEEE Trans. Nucl. Sci. 55, Dec2008, 2842-2853
- [7] N. Battezzati, S. Gerardin, A. Manuzzato, A. Paccagnella, S. Rezgui, L. Sterpone, amd M. Violante, "On the evaluation of radiation- induced transient faults in flash-based FPGAs," in Proc. 14th IEEE Int. On-Line Testing Symp. IOLTS'08, Jul. 7-9, 2008, pp. 135-140.
- [8] S. Rezgui, J. J. Wang, S. Yinming, B. Cronquist, and J. McCollum, "New reprogrammable and non-volatile radiation tolerant FPGA: RTA3P," in Proc. Ieee Aerospace Conf., Mar. 1-8, 2008, pp. 1-11.
- [9] L. Sterpone, N. Battezzati, V. Ferlet- Cavois, "Analysis of SET propagation in flash-based FPGAs by means of electrical pulse injection", IEEE Trans. Nucl. Sci. 57 (4 Part 1) (2010) 1820-1826.]
- [10] L. Sterpone, N. Battezzati, F.I. Kastensmidt, R. Chipana, An analytical model of the propagation induced pulse broadening (PIPB) effects on single event transient in flash-based FPGAs, IEEE Trans. Nucl. Sci. 58 (5/2) (2011) 2333-2340.
- [11] S.Rezgui, R. Won, J. Tien, "SET characterization and mitigation in 65-nm CMOS test structures", IEEE Trans, Nucl, Sci. 58 (5/2) (2011) 2333-2340.
- [12] L. Sterpone, B. Du, S. Azimi, Radiation- Induced Single Event Transients Modeling and Testing on Nanometric Flash-Based Technologies, ESREF 2015. 55 (9/10) (2015) 2087-2091
- [13] S. Azimi, B. Du, L. Sterpone, A New Simulation- based Fault Injection Approach for the Evaluation of Transient Errors in GPGPUs, ARCS 2016.
- [14] G. Wirth, F.L. Kastensmidt, I. Ribeiro, Single Event Transients in Logic Circuits- Load and Propagation Induced Pulse Broadening, IEEE Trans, Nucl, Sci. 55 (6) (2008) 2928-2935.
- [15] Euclid Consortium, "Euclid and the origin of the accelerating universe", www.euclid-ec.org
- [16] C. Juan, Y. Shuai, M. Hong, "Study and implementation of SpaceWire network redundancy technology based on FPGA", IEEE International SpaceWire Conference, 2014, pp. 1 – 5.
- [17] A. J. Tylka et al. "CREME96: A Revision of the Cosmic Ray Effects on Micro-Electronics Code", IEEE Transactions on Nuclear Science, 1997, pp. 2150 – 2160.