

Design Domains and Abstraction Levels for Effective Smart System Simulation

*Original*

Design Domains and Abstraction Levels for Effective Smart System Simulation / Vinco, Sara; Lora, Michele; Guarnieri, Valerio; Vanhese, Jan; Trachanis, Dimitrios; Fummi, Franco. - STAMPA. - (2016), pp. 23-54. [10.1007/978-3-319-27392-1\_3]

*Availability:*

This version is available at: 11583/2638495 since: 2020-02-22T20:39:26Z

*Publisher:*

Springer International Publishing

*Published*

DOI:10.1007/978-3-319-27392-1\_3

*Terms of use:*

openAccess

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

*Publisher copyright*

(Article begins on next page)



# Design domains and abstraction levels for effective smart system simulation

Sara Vinco, Michele Lora, Valerio Guarnieri, Jan Vanhese, Dimitrios Trachanis, Franco Fummi

**Abstract** Smart systems cover a wide variety of domains, ranging from analogue to digital, with power devices, micro-sensors and actuators, up to MEMS. This high level of heterogeneity makes design a very challenging task, as each domain is supported by specific languages, modeling formalisms and simulation frameworks. A major issue is furthermore posed by simulation, that heavily impacts the design and verification loop and that is further complicated by such an heterogeneous context. This chapter provides a formalization of the typical abstraction levels and design domains of a smart system, with the goal of identifying a precise role in the design flow for co-simulation and simulation scenarios. Moreover, a methodology is proposed to move from the co-simulated heterogeneity to a simulatable homogeneous representation of the entire smart system at two level of abstraction: functional level and transactional level. At functional level, all components are implemented in C++, with the goal of understanding the role of the underlying synchronization and simulation semantics and their overhead on simulation performance. At transactional level, two wide-spread simulation frameworks, *i.e.*, SystemC and SystemVue, are adopted to ease code integration, even in presence of very heterogeneous design flows.

---

Sara Vinco  
Politecnico di Torino, Torino, Italy e-mail: sara.vinco@polito.it


Michele Lora  
University of Verona, Verona, Italy e-mail: michele.lora@univr.it

Valerio Guarnieri  
EDALab s.r.l., Verona, Italy e-mail: valerio.guarnieri@edalab.it

Jan Vanhese  
Keysight Technologies, Rotselaar, Belgium e-mail: jan\_vanhese@keysight.com

Dimitrios Trachanis  
Keysight Technologies, Rotselaar, Belgium e-mail: dimitrios.trachanis@keysight.com

Franco Fummi  
University of Verona and EDALab s.r.l., Verona, Italy e-mail: franco.fummi@univr.it



**Fig. 1** Typical components of a smart system

## 1 Introduction

Smart systems represent a broad class of systems defined as intelligent, miniaturized devices incorporating functionality like sensing, actuation, and control. In order to support these functions, they must include sophisticated and heterogeneous components and subsystems such as: application-specific sensors and actuators, multiple power sources and storage devices, intelligence in the form of power management, baseband computation, digital signal processing, power actuators, and subsystems for various types of wireless connectivity (as shown in Figure 1).

Smart components and subsystems are developed and produced with very different technologies and materials specific to the corresponding domain and technology. The heterogeneity involves not only the language or framework adopted, but also different levels of abstraction and different communication and synchronization styles. As of today, no design methodology and tools exist that can master, simultaneously and in a seamless manner, all the challenges that designers of smart micro-systems are confronted with when new products need to be developed. Nevertheless, modeling and design capabilities for heterogeneous components and subsystems are today available at specialized design houses and silicon makers in various forms. On the other hand, system integrators typically have separate tooling to model the environment. As a result, the challenge in the realization of a Smart Systems goes beyond the design of the individual components and subsystems (an already difficult task by itself), but rather consists in accommodating a multitude of functionality, technologies, and materials.

In this context, simulation is a very critical task, as each component domain adopts specific tools and frameworks, that do not cover the whole smart system heterogeneity. On the other hand, simulation is a key phase in the design and verification process of a system, as it heavily impacts time-to-market and the competitiveness of the final product.

The goal of this chapter is to ease simulation and validation of smart systems. In this context, it provides a *taxonomy of abstraction level/design domains*, to highlight challenges and tools available for each domain. This allows to identify a precise role in the design flow for co-simulation and simulation scenarios, and thus to outline the possible strategies for gaining correct simulation of smart system. The two comple-

mentary approaches are compared with the goal of showing respective strengths and weaknesses.

The chapter also aims at enhancing *reuse and integration* by showing how state-of-the-art and commercial tools can ease the adoption of homogeneous simulation, with automatic code generation from lower abstraction levels and automatic integration of heterogeneous interfaces.

As a result, the chapter builds a *comprehensive modeling and simulation framework* that supports both digital, analogue and circuit-level descriptions simultaneously. This improves the contemporary smart systems design flow in such a way that a system level simulation of all the heterogeneous components/sub-systems of a smart system will be possible. This advances state-of-the-art approaches by supporting the development of smart systems, their integration and efficient simulation.

The chapter is organized as follows. Section 2 provides a background on smart system design, by listing available frameworks and formalisms, together with state-of-the-art tools. Section 3 identifies the typical abstraction levels and design domains involved in smart system design, with the goal of defining a taxonomy of the most widespread tools and languages. Finally, Section 4 proposes code conversion and generation approaches to gain homogeneous simulation of the heterogeneous components of a smart system, by working on both language and formalisms. Section 5 provides experimental evidence of the proposed solutions, and Section 6 concludes the Chapter with some concluding remarks.

## 2 Background on Smart System Modeling

Smart components (and sub-components) are developed and produced with very different technologies and materials, specific to the corresponding domain. The goal of this Section is to provide the necessary background for the proposed methodologies. Section 2.1 outlines the most wide-spread formalisms and frameworks available in the literature for tackling smart systems heterogeneity, while Section 2.2 deepens the ones adopted in the proposed flow.

### 2.1 Formalisms and Frameworks for Smart System Modeling

The heterogeneity of smart system involves not only the language or framework adopted, but also different levels of abstraction and communication and synchronization styles. An evidence of this are the adopted *description languages*, that only target specific domains, such as digital and software components (SpecC and SystemC) or analogue components (VHDL-AMS, Verilog-AMS and SystemC-AMS).

In the literature, the main approaches proposed for handling such a heterogeneity are (i) top-down flows, relying either on model-based design (MBD) or on Models

of Computation (MoCs), and (ii) co-simulation, which exploits different simulation environments to take care of the heterogeneity of the system [13].

In *MBD approaches*, the system model is at the center of the design process and it is continually refined throughout a strictly top-down development flow [5, 22, 23]. Components following different synchronization mechanisms are put together through data conversion, that must be implemented manually, thus not guaranteeing correct integration.

Several *MoCs* have been proposed to describe different aspects of smart systems. As an example, Extended Finite State Machines (EFSMs) [18] are an enhancement of traditional FSMs suited for describing digital HW components and cycle-accurate protocols, while hybrid automata have been defined to allow the integration of continuous physical dynamics with discrete behaviors [20]. Unfortunately, every MoC is a stand-alone environment that can not cover all the domains comprised in smart system development. Forcing communication through manual conversions between MoCs does not provide any guarantee of correctness of the final result.

The complementary approach is to integrate existing components in a bottom-up flow. This is realized with *co-simulation* environments where each component is simulated in its native environment and framework. Different simulators are then connected by defining rules and conversions about time management and event ordering, supported methods of communication and rules of process activation [10, 17]. However, co-simulation assembles heterogeneous components without providing a rigorous formal support, and it only moves the problem of integrating heterogeneous components to the problem of integrating different simulators.

## 2.2 Adopted Platforms for Smart System Design


This section gives a very brief overview of the main tools and platforms used in this work for smart system modeling and integration: SystemC and SystemC-AMS as a language supporting a number of abstraction levels (Section 2.2.1), HIFSuite for automatic conversion of reused code and components (Section 2.2.2), SystemVue as a simulator and co-simulator (Section 2.2.3), and UNIVERCM as a MoC spanning across various heterogeneous domains (Section 2.2.4).

### 2.2.1 SystemC and SystemC-AMS

SystemC is a widely deployed extension to C/C++ for describing HW constructs, ranging from register-transfer level up to transactional level [1]. The underlying simulation kernel is entirely event-based, *i.e.*, a centralized scheduler controls the execution of processes based on events (synchronization, time notifications or signal value changes). SystemC provides also a methodology for performing abstract modeling, simulation through generalized modeling of communication and synchronization: Transaction Level Modeling (TLM) [3].

The SystemC simulation kernel has not been natively designed to handle the modeling and simulation of analog/continuous-time systems. The recent extension SystemC-AMS [2] was designed for overcoming this lack, *i.e.*, for modelling and simulating interacting analog/mixed-signal functional subsystems, thus allowing to extend the adoption of a SystemC-based environment also to extra-functional, continuous time domains.

SystemC-AMS provides different abstraction levels to cover a wide variety of domains. *Timed Data-Flow* (TDF) models discrete time processes, that are scheduled statically by considering their producer-consumer dependencies. *Linear Signal Flow* (LSF) supports the modeling of continuous time behaviors through a library of pre-defined primitive modules (*e.g.*, integration, or delay), each associated with a linear equation. *Electrical Linear Network* (ELN) models electrical networks through the instantiation of predefined primitives, *e.g.*, resistors or capacitors, where each primitive is associated with an electrical equation. In case of ELN or LSF descriptions, a SystemC-AMS AD solver analyzes the ELN and LSF components to derive the equations modeling system behavior, that are solved to determine system state at any simulation time.



**Fig. 2** Architecture of the SystemC scheduler as extended with SystemC-AMS support.

As highlighted by Figure 2, the key feature of all SystemC extensions is that overall simulation is handled by the sole SystemC simulation kernel, that interacts with its extensions to define, time after time, both the execution queue and the corresponding system evolution.

### 2.2.2 HIFSuite

HIFSuite is a set of tools and application programming interfaces (APIs) that provide support for modeling and verification of HW/SW systems [15]. The core of HIFSuite is the HDL Intermediate Format (HIF) language upon which a set of front-end and back-end tools have been developed to allow the conversion of HDL code into HIF code and vice versa. HIFSuite allows designers to manipulate and integrate heterogeneous components implemented by using different hardware descrip-

tion languages (HDLs). Moreover, HIFSuite includes tools, which rely on HIF APIs, for manipulating HIF descriptions in order to support code abstraction/refinement and post-refinement verification, including A<sup>2</sup>T, a tool for abstracting RTL digital components to TLM or C++ [8].

### 2.2.3 SystemVue


SystemVue is an electronic design automation (EDA) environment for electronic system-level (ESL) design, focused on RF and DSP systems [4]. It supports complex RF envelope carriers and dataflow simulations [21]. In SystemVue, a system is described as a schematic of components connected with wires and busses. The simulation technology is based on a Data-Flow MoC and in is based on the Ptolemy multi-domain, heterogeneous simulation platform [22].

SystemVue is well suited for the integration of heterogeneous systems. It provides numerous libraries with parameterized components and interfaces to diverse modeling formats, ranging from MATLAB to the main HDLs, such as Verilog and VHDL. Furthermore, it allows to create custom components in math language or C++ and to add them to a purely SystemVue system. SystemVue supports multi-domain simulations through links to event-based as well as circuit simulation engines, such as SystemC and ModelSim, may be extended to analogue simulations.

### 2.2.4 UNIVERCM

UNIVERCM is an automaton-based formalism that unifies the modeling of both the analogue (*i.e.*, continuous) and the digital (*i.e.*, discrete) domains, as well as hardware-dependent SW. A formal and complete definition is available in [19].

In each UNIVERCM automaton (depicted in Figure 3), states model the continuous dynamics of the system as a condition that must be satisfied to perform continuous evolution (invariant) and a predicate modeling the evolution of variables over time (flow). Edges between states model the discrete dynamics as evolution of variables and activation of synchronization events, controlled by a boolean predicate on the variable state and by synchronization checks.



**Fig. 3** Example of UNIVERCM automaton



UNIVERCM is an important resource in smart system design as it is well suited for the application to heterogeneous domains [19]. Indeed, the computational model allows to cover the heterogeneity that characterizes such systems, ranging from analogue and digital HW up to dedicated SW. [19] presented a comprehensive reuse and design flow based on UNIVERCM, thus showing how it is possible to provide formal rules and automatic tools to convert the heterogeneity to UNIVERCM and to produce a homogeneous simulatable implementation of the generated UNIVERCM system. Thus, UNIVERCM enhances reuse and bottom-up design.

### 3 Analysis of smart system simulation solutions

Simulation and design are heavily influenced by the abstraction level of each component and, as a consequence, by the level of heterogeneity that characterizes the system in terms of domains, abstraction levels and synchronization mechanisms. It is thus necessary to clearly identify the abstraction level involved in smart system design (Section 3.2) and to associate each domain and simulator to the correct level. For this reason, this section proposes a taxonomy that associates frameworks and design flows to each domain and abstraction level (Section 3.3). This constitutes a necessary starting point for understanding the impact of abstraction levels and of the heterogeneity/homogeneity trade-off on simulation (Section 3.4).

#### 3.1 Typical domains of smart system design

The typical classes of components of any smart system are identified in terms both of constituting characteristics and of role *w.r.t.* the inner information/energy flows. For this reason, components are sub-divided into six main domains:

- *MEMS, sensors and actuators*, in charge of communicating with the surrounding environment;
- *power sources*, necessary to guarantee correct functioning of all other components;
- *discrete and power devices*, as parts of the energy flow, responsible for energy dispatching and harvesting;
- *analogue and RF components*, mainly responsible for signal processing, transmission and reception;
- *digital HW*, core of the system processing and functionality;
- *embedded SW*, as system controller and main mean of communication with the end users.

The main simulation problems of smart systems derive from this heterogeneity that requires the use of different design languages and different abstraction levels. Moreover, it is extremely unlikely that a single team has the knowledge to cover all

such design domains, thus, we have to assume that a set of design teams must cooperate by using their own favorite design languages. In fact, there is no *Esperanto* able to effectively model all such domains. A variety of design languages has rather been proposed in the past decades to cover specific design domains, and some standards de-facto became the reference languages for design teams specialized in each design domain. This challenging scenario will be the focus of the next sections.

### 3.2 Abstraction levels of smart system design

The main factors determining the level of abstraction are: time granularity, interconnection model, state space granularity and data aggregation. *Time granularity* is an important dimension in a heterogeneous environment. It may be continuous or discrete time, or follow an event-based semantics where time ticks only when the system state changes. The *interconnection model* describes communication and synchronization between components as potential or flow quantities (conservative systems), flow charts or transactions. The *granularity of state space* details data aggregation for simulation purposes, *i.e.*, variables managed by differential equations, symbolic variables or objective constructs (*i.e.*, system state describes the possible behavior, *e.g.*, C++). Finally, *data aggregation* states whether the component is modeled by considering the minimum (black box) or maximum (clear box) number of state space variables necessary for a correct representation of the observable behavior.

Given these factors, it is possible to identify five main abstraction levels, typical of smart systems.

- At *transactional* level, simulation is strictly event-based and inter-component communication happens via transactions (that provide a communication protocol to the system). System state is modeled with variables.
- At *functional* level, simulation is event-based but communication relies on the flow chart interconnection style.
- The *structural* level has two main approaches depending on time granularity. Continuous time evolution is modeled with differential equations and by observing conservative laws. Discrete time may adopt both event-based or flow chart synchronization, and finite set variables are adopted.
- At *device* level, simulation can be both continuous or discrete time. The major difference is that at device level all variables are modeled explicitly, while structural level models only those variables that are strictly necessary for simulation purposes.
- The *physical* level adopts continuous time synchronization and the conservative interconnection style. State space is described with continuous fields as differential equations and all variables are modeled in a clear box approach.

### 3.3 Design-domains/simulation-level taxonomy

Given the variety of abstraction levels and the heterogeneous domains typically present in any smart system, it is possible to build the design-domains/simulation-level taxonomy shown in Figure 4. Such a chart identifies the abstraction level (rows) and the domain (column) of the most widespread tool and languages adopted in the context of smart systems. This allows to correctly differentiate the use of co-simulation and simulation according to the two dimensions. Text in bold shows the typical entrance level and tools for each domain.

	<i>MEMS, sensors and actuators</i>	<i>Power sources</i>	<i>Discrete and power devices</i>	<i>Analog and RF</i>	<i>Digital HW</i>	<i>Embedded SW</i>
TRANSACTIONAL	SystemVue	SystemVue	SystemVue	SystemVue	SystemVue, SystemC (TLM/AMS)	SystemVue, QEMU
FUNCTIONAL	C++	C++	C++	C++, SystemVue	C++, SystemC	<b>C++</b> , <b>QEMU</b>
STRUCTURAL	ADS, Matlab, AMS HDLs, MEMS+	Matlab, Simulink, AMS HDLs	ADS	ADS, Matlab, AMS HDLs	<b>RTL HDL</b>	Cycle accurate QEMU
DEVICE	Matlab, MEMS+, AMS HDLs	FEM, Spice	EMPro, Spectre, Momentum	EMPro, Spectre, Momentum	AMS HDLs	–
PHYSICAL	<b>Matlab</b> , <b>MEMS+</b> , <b>FEM</b>	<b>FEM</b> , <b>Spice</b>	<b>EMPro</b> , <b>Spectre</b> , <b>Momentum</b>	<b>EMPro</b> , <b>Spectre</b> , <b>Momentum</b>	AMS HDLs	–

— SIMULATION

— CO-SIMULATION

**Fig. 4** Design-domains/simulation-level taxonomy, identifying the abstraction level (rows) and the domain (column) of the most widespread tool and languages adopted in the context of smart systems. Text in bold shows the typical entrance level and tools for each domain.

Models belonging to the *lowest abstraction levels* (i.e., physical, device and structural) are represented by different domain-specific design languages. They must thus be simulated by using their own simulator (e.g., Matlab, Modelsim, EMPro). For this reason, a framework covering more than one domain can be implemented only by using *co-simulation techniques* which connect different tools by exchanging simulation data from one tool to another.

Moving to the *functional level*, there is a convergence in the modeling language, as all models belonging to different domains are represented in C++. This would in principle allow a simulation among different domains. However, the MoC implemented into each C++ model can be different from domain to domain. Thus, simulation cannot be simply obtained by linking functional C++ models, but such models must also be coherent *w.r.t.* the same MoC. Thus, either the chosen MoC covers all domains or some data and synchronization conversion is necessary.

At *transaction level*, simulation frameworks enforce a common transaction-based communication protocol to all domains. This allows to seamlessly integrate components belonging to different domains and based on different MoCs and synchronization mechanisms.

### 3.4 Impact of MoCs on simulation and co-simulation performance

The taxonomy in Figure 4 helps in further understanding the impact of MoCs and of heterogeneity on simulation and co-simulation at different abstraction levels.

As mentioned in Section 3, the heterogeneity of the *lowest abstraction levels* forces to simulate each design domain by using ad-hoc simulators. Co-simulation frameworks are thus built by connecting different simulators, such as shown in [10, 17]. Unfortunately, explicitly modeling the synchronization between simulators, different for language, formalism and underlying MoC, heavily impacts simulation performance and effectiveness [19]. Other approaches achieve a lighter impact by compiling separately the different formats and linking them together, such as done by ModelSim to co-simulate SystemC and VHDL. This lighter approach is still affected by the presence of heterogeneous MoCs, as the data sharing mechanism and time synchronization introduce a heavy overhead.


*Functional level* brings to a convergence in terms of modeling language and framework, thus showing the impact of MoCs to the full. If all C++ components follow the same MoC, then they can easily be integrated with no further overhead. Else, if the adopted MoCs are heterogeneous, it becomes necessary to introduce a communication layer for applying data and synchronization conversion.

Communication and synchronization are further eased at *transaction level*, as transactions and standard interfaces force a single communication protocol to all components. This mitigates the effect of having multiple MoCs, as problems risen by data sharing and time synchronization are moved inside the transactional communication mechanism.

This analysis highlights that the heterogeneity of smart systems impacts simulation performance in many directions. Contributing elements are indeed the adopted languages, the levels of abstraction and the MoCs followed by the components to be integrated. The weakest approach appears to be co-simulation, mandatory at lowest levels, as it pays the price of all degrees of heterogeneity. Simulation becomes more effective at functional and transactional levels, where heterogeneity is constrained and limited to few synchronization mechanisms. For these reasons, the remainder of this Chapter will focus on code generation for effective simulation of smart systems at functional and transactional levels.

## 4 Proposed methodologies

The analysis of the smart system simulation scenarios proposed in the previous Section highlighted that the choices in terms of abstraction level, language and MoC may heavily affect simulation performance. This Section outlines three alternatives, different in terms of implementation choices and covered domains. The solutions are summarized in Figure 5, and they provide different coverage/performance trade-offs, together with techniques and tools for achieving automatic generation of simulatable code. Section 4.1 focuses on functional level, and it estimates the impact



**Fig. 5** Proposed solutions for homogeneous simulation of heterogeneous smart systems.

of MoCs on simulation. On the other hand, Section 4.2 provides two solutions at transactional level, based on SystemC and on the SystemVue framework.

## 4.1 Smart system simulation at functional level

The functional level brings all domains to a convergence in terms of modeling language, usually C++. This eases the achievement of simultaneous simulation of components belonging to different domains. At the same time, an effort may be necessary whenever the C++ representations of components follow different MoCs, *i.e.*, different synchronization management rules. This Section provides an example for both flows, with the goal of showing the impact of MoCs to the full.

### 4.1.1 Simulation based on a single MoC

The UNIVERCM MoC, presented in Section 2.2.4, was designed to reconcile heterogeneous domains to a unique formalism. It supports a full bottom-up approach where already existing heterogeneous descriptions can be automatically converted and integrated into UNIVERCM automata for being, subsequently, re-mapped to a single simulatable model. This Section details both the flows, with a focus on the major conversion issues and solutions.

#### Mapping from heterogeneity to UNIVERCM

The strategy to map any component to UNIVERCM strictly depends on the domain and abstraction level of the starting description [14].

Mapping *digital HW descriptions* in UNIVERCM requires to reproduce the simulation semantics of HDLs, both in terms of scheduling and of synchronization.

HDL processes are represented as automata. All edges of an automaton are guarded by the activation of synchronization labels, reproducing a value change of any of the signals in the sensitivity list. This activates an automaton in response to changes in its sensitivity list. Note that the propagation of synchronization events is straightforward, as labels are instantaneously visible from any automaton.

The typical HDL scheduling routine is in charge of generating and propagating events and advancing simulation time. This mechanism must be represented in UNIVERCM so that events are processed in the same order and simulation semantics is preserved. The main feature that must be preserved is thus the fact that simulation time is advanced only when there is no event to be processed in the system nor any signal to be updated. The scheduling routine is represented with an additional automaton, that advances a continuous variable representing time only when there is no active label in the system. This allows to process events in the same order as in the original HDL and to preserve the original simulation semantics.


*HW-dependent SW* (HdS) is SW that controls and abstracts HW functionality, to allow easy and standard access to HW devices and the deployment of more abstracted SW. HdS is thus in charge of managing communication with HW and it needs to be reactive to signals and interrupts risen by HW devices. Each HdS function is mapped to a UNIVERCM automaton, evolving among a certain set of states via transitions (note that continuous time evolution is not supported for this domain). Each function is provided with two special labels: an activation label (representing function invocation and activated by automata willing to execute the function) and a return label (used to communicate to the caller that the function has finished its execution). This allows inter-function communication. Automata representing HdS functions can be also sensitive to events coming from HW automata, representing HW interrupts. This, together with data sharing for modeling MMIO mechanisms, allows to reproduce the basics of HW-SW communication. An example of HW-SW communication, and of mapping to UNIVERCM of the corresponding components, is provided in Figure 6.

UNIVERCM can be easily adopted to model also *analogue models* described with differential equations as hybrid automata [16, 28]. The mapping is straightforward, even if some transformations are necessary to reproduce the synchronization semantics and to remove hierarchy from the automata.

Once that all starting descriptions have been converted to UNIVERCM, automata evolve simultaneously through data sharing (*i.e.*, by accessing the same variables) and by synchronizing via labels. Thus, no additional communication or scheduling mechanism is necessary.

#### Mapping from UNIVERCM to C++

The conversion flow from UNIVERCM to C++ is defined in general for any automata, with no concern regarding the language of the original description converter to UNIVERCM.




**Fig. 6** Mapping to UNIVERCM of a digital HW component firing an interrupt (1) and of the corresponding interrupt service routine (2).

Each UNIVERCM automaton is mapped to a C++ function, representing the whole automaton evolution, as depicted in Figure 7. A state variable is used to store the current state of the automaton. The function body is built as a `switch` statement, where each case represents one of the automaton states. Each state case lists the implementation of all the outgoing edges and of the delay transition provided for the state.

Each *edge* is implemented as an `if` or `else if` statement, whose guard is a logic and of the enabling condition on the edge and of the activation condition on synchronization events. The body executed when the guard is satisfied includes the update of variables and the activation of synchronization events. Furthermore, the state variable is updated to the destination state of the edge.

*Continuous evolution* is implemented as an `if` or `else if` statement whose guard is the invariant condition that allows to remain in the state. The body executed when the guard is true implements a discretized implementation of the flow predicate, by adopting the *Euler numerical integration algorithm* with time discretization step chosen by the designer [11]. It is important to note that the Euler method can be replaced with one of the many available algorithms for the approximation of solutions of ordinary differential equations.

Code generated from UNIVERCM automata is ruled by a *management function*, in charge of activating automata and of managing the status of the overall system and parallel composition of automata. The result of this approach is that all code



**Fig. 7** UNIVERCM automaton to be converted to C++ (left) and corresponding generated code (right)

generated from UNIVERCM automata is controlled by a single function, and it is thus provided with a simple interface.

If the system is made of more UNIVERCM automata, the management function is not enough to grant correct composition. Indeed, the starting components come from heterogeneous domains, and thus the communication means may differ. On the other hand, communication between UNIVERCM automata happens via variable sharing and through synchronization events. Thus, any two automata can be easily composed by checking the correspondence between variables and synchronization events of the two. Mapping the one in the other must be identified by the designer. This allows to extend the management function to all operations necessary to propagate updated values.

Finally, UNIVERCM variables and events are mapped to native C++ constructs. Variables are mapped to a couple of C++ variables, representing the current value and the future value respectively, in order to respect the UNIVERCM semantics. Value update is performed by the management function, as previously anticipated. The type of each variable is determined by the variable alphabet for discrete variables, while continuous variables are mapped to doubles. Support type libraries may be used, for simulation purposes or to enhance simulation speed [6]. Synchronization events are represented with boolean values, where `true` states that the label is active. In detail, labels are mapped to a couple of boolean values, representing the current value and the next simulation value respectively. At the end of each simulation step, the management function will set the new current value to the future one, and reset the future value to `false`.



### Integration strategies and challenges

Simulation based on a single MoC poses no challenges regarding integration. All starting components, despite of their heterogeneity, are converted to UNIVERCM automata, by mapping the starting semantics to UNIVERCM native constructs. This allows to abstract the characteristics of the starting descriptions, and to represent the system as a number of automata that interact through no conversion mechanism. This is a winning approach, as no manual intervention is necessary to allow integration. This reduces by far communication overheads, and it speeds up simulation.

#### 4.1.2 Simulation based on multiple MoCs

UNIVERCM is a very powerful MoC, as it covers a wide number of domains. However, its representation of digital HW may lead to an explosion of the modeled automata, both in terms of states and of synchronization labels. Furthermore, no methodology has been defined yet for mapping circuit-based descriptions, as electrical behaviours and conservation laws are difficult to reproduce in an automata based approach. For this reason, it may be necessary to integrate code generated via UNIVERCM with C++ code generated with other strategies. This Section outlines two additional strategies, necessary to cover all smart system domains efficiently. The Section ends by presenting the integration strategies and challenges, to allow overall smart system simulation even in presence of different MoCs.


#### HIFSuite for efficient conversion of digital HW to C++

HIFSuite (introduced in Section 2.2.2) is a closely integrated set of tools and APIs for reusing already developed components and for verifying their integration into new designs [15].

HIFSuite was first designed for allowing system designers to convert HW/SW design descriptions from an HDL to a different HDL and to manipulate them in a uniform and efficient way. For this reason, the underlying HIF core language is made of a set of objects corresponding to traditional HDL constructs like, for example, processes, variable/signal declarations, sequential and concurrent statements, and so forth [9]. Each HIF construct is mapped to a C++ class that describes specific properties and attributes of the corresponding HDL construct. Such objects can then be manipulated through powerful C++ APIs which allow to explore, manipulate, and extract information from HIF descriptions.

All such characteristics make HIFSuite a very convenient infrastructure to define conversion tools working on digital HW descriptions. The typical conversion flow from digital HW to C++ is outlined in Figure 8, and it leaves the underlying MoC of the starting description unchanged.

Any digital HW description, implemented in a HDL language, is converted to its HIF representation via the *HIFSuite front-end tools*, performing a straightforward



**Fig. 8** HIFSuite-based flow for automatic conversion of digital HW descriptions to C++


mapping from HDL constructs to the corresponding HIF objects. The abstraction of the HIF description is then carried out by two manipulation tools from HIF-Suite, DDT and A<sup>2</sup>T. DDT replaces the original HDL data types from the starting HW description with C++ built-in data types in order to greatly improve simulation performance. Then, A<sup>2</sup>T implements the methodology in [7] to convert the HDL processes to functions and the HDL scheduling semantics to a management function. Additionally, A<sup>2</sup>T can be guided to generate more performing C++ code by providing it with profiling information of the starting HDL implementation. If the repeated execution of asynchronous processes dominates execution time, A<sup>2</sup>T may replace the standard dynamic HDL simulation semantics with a static scheduling approach. Such an approach creates a sequence of processes to be repeated at every simulation cycle, thus avoiding the overhead of event management. This allows to *further abstract the starting HDL description*, to customize the generated code with the goal of optimizing simulation performance. The obtained HIF description is finally converted to C++ through the back-end tool *hif2sc*.

The winning aspect of this strategy *w.r.t.* the UNIVERCM-based conversion flow presented in Section 4.1.1 lies in the efficiency of the generated code. HIF natively preserves the HDL semantics, thus not introducing additional constructs, *e.g.*, for scheduling or synchronization management. This results in a more compact C++ implementation of the starting digital HW.

#### Conversion of analogue and mixed signal descriptions to C++

Analogue components can be seen as a set of algebraic and differential equations, expressing the functionality. These equations can be expressed in different ways: they can be explicitly listed or they can be hidden by expressing them as intercon-

nections of primitives, as for block diagrams. Thus, when aiming at reproducing the behavior of an analogue device, it is fundamental to extract the correct set of equations from the original description. To accomplish this task, HIFSuite analysis features come in handy, and they are exploited into a framework of front-end, manipulation and back-end tools. The resulting flow is depicted in Figure 9.



**Fig. 9** HIFSuite-based flow for automatic conversion of analogue and mixed signal descriptions to C++

To read analogue descriptions, the Verilog parser of HIFSuite is extended to support Verilog-AMS. The tool takes care of parsing analogue descriptions, based on dipole equations, and to map constructs into HIF. The HIF representation is then used to analyze and manipulate the information expressed by the design. Analysis and manipulation are performed by OCCAM (*Ordinary C++ Code for Analogue Models*), a tool developed on top of HIFSuite that implements an analysis and manipulation algorithm composed by the following five steps:

- *Acquisition*: starting from the set of dipole equations acquired by the Verilog front-end tool, a hash table is created. For each electric branch of the circuit represented by the original description, current and voltage are labeled and then, every equation is stored in the hash table, using the left value label as key. Then, also the inverse equations are computed, stored in the table and marked as “linearly linked” to the original equation.
- *Enrichment*: the system of equations can be partially specified, and some relations may thus be left implicit. It is necessary to apply Kirchhoff’s current and voltage laws to retrieve the entire set of equations composing the system. This is done by employing a Modified Nodal Analysis algorithm on the set of equations extracted during the acquisition step. The implicit equations, retrieved by the Modified Nodal Analysis, are inserted into the hash table and marked as “linearly linked”.
- *Assemble*: in order to abstract the system, the outputs of interest are fixed by the designer. For every output of interest, its label is used to fetch an equation from the hash table. Then, all the terms of the fetched equations are used as label to

fetch other equations, recursively, in order to retrieve all the terms influencing the chosen output. A tree structure representing these dependency is built for every output of interest.

- *Preparation*: the tree built at the assemble step is visited, and the dependencies are mapped into a sequence of assignments and function calls, to represent algebraic and differential operators.
- *Dismantle*: the sequence of instructions created after the previous steps are inserted into a function. Since the produced models aim at simulating continuous time evolution, they have to be repeatedly executed. Thus, the simulation scheduler will provide to call and execute the function wrapping the behavior, periodically during the simulation.

Finally, the behavioral representation produced by OCCAM and modeled in HIF has to be translated into C++. To do this, the HIFSuite back-end tools have been extended in order to support this kind of representation, to produce C++ code for the simulation.

### Integration strategies and challenges

The integration of C++ code generated with the presented techniques introduces major challenges. Indeed, this Section clearly highlighted that at functional level different domains and techniques share a common language, but not the MoC and the synchronization mechanisms. As an example, an event fired by a component generated through UNIVERCM may be difficult to detect by code generated through HIFSuite or through a complex abstraction process, necessary to handle analogue and mixed signal descriptions.

If execution inside components may be self-sufficient and correct, problems arise whenever interaction between components is necessary. Due to the complexity of the task and to the complex configurations that may show up, this task can be handled only manually, by carefully considering the characteristics of the specific components into play.

Whenever integrating heterogeneous C++ code, the designer shall consider:

- *functionality activation*: each MoC introduces different scheduling strategies in the C++ code, ranging from the reconstruction of HDL scheduling up to simple activation of all automata for UNIVERCM-based code. The designer shall implement a global scheduling routine, that activates the single domains by respecting timing and causality relationships;
- *time evolution*: each MoC advances time with specific solutions, that are affected by the presence of runnable activities. Local scheduling strategies must thus agree on a shared notion of time, so that events are propagated in the correct order and that digital synchronous signals such as clocks are coherent *w.r.t.* the remainder of the system;
- *event propagation*: each local scheduler must be able to detect synchronization events fired by the other domains. For this reason, the global scheduler must

convert events from one formalism to the other, without introducing delays or timing misalignments;

- *data sharing*: different components must be able to share data despite of the implementation differences. The global scheduling routine shall propagate value changes, thus converting data from one format (or data type) to the other.

This highlights that, even if the single conversion techniques are correct, interaction of heterogeneous MoC introduces heavy management overheads and it may leave space for synchronization misalignments.

## ***4.2 Smart system simulation at transactional level***

The transactional layer brings all domains to a convergence in terms of modeling language and of underlying framework. The differences in terms of MoC or abstraction level are not reduced by means of conversion methodologies, but they are rather preserved to ease the integration process. Ad-hoc interfaces or simulation strategies mask this heterogeneity with a transaction-based mechanism, where a global scheduler satisfies activation requests and performs all conversions and synchronization with no intervention from the user. This Section provides two examples of this strategy, the one relying on the standard language SystemC (Section 4.2.1) and the other based on the commercial tool SystemVue (Section 4.2.2). This will highlight the characteristics of the transactional level to the full.

### **4.2.1 SystemC-based simulation**

SystemC, together with its extensions, is a well established language for the modeling of smart systems. Its strength, as anticipated in Section 2.2.1, is the presence of a single simulation kernel, mastering requests coming from any of the supported MoCs and libraries.

SystemC can be considered transactional as any of the supported MoCs defines a precise interface to the simulation kernel, thus wrapping different levels of abstraction of the instantiated constructs. Each solver communicates with the simulation kernel through transactions, *i.e.*, activation requests that are satisfied by the kernel through synchronization with the remainder of the system and through data sharing and conversion. This Section shows how effective SystemC can be at supporting the heterogeneity of smart systems, ranging from analogue and mixed signal conservative descriptions up to digital HW components.

#### Mapping from UNIVERCM to SystemC

Mapping of UNIVERCM to SystemC traces the approach for C++ code generation proposed in Section 4.1. However, the presence of a simulation kernel allows to del-

delegate some management tasks, and to reproduce automata behavior through native SystemC constructs. Note that this is crucial to ease and enhance the interaction with SystemC code generated through different design flows.

The main effect of the adoption of SystemC is on the management routine. UNIVERCM automata are indeed mapped to processes, rather than functions. This allows to delegate automata activation to the SystemC scheduler, by making each process sensitive to its input variables. Automata activation is removed from the management function, that still updates the status of variables and events at any simulation cycle. The management function itself is declared as a process, activated with a custom event after all automata have performed one simulation step.


The mapping of synchronization events is left unchanged, despite of the presence of native SystemC events, *i.e.*, `sc_events`. Indeed, SystemC events cannot be used into conditions, feature that is on the other hand necessary to fully support UNIVERCM transition semantics.

The mapping of UNIVERCM variables changes slightly. Variables shared by two or more automata are mapped to SystemC signals, to allow data sharing between processes and ensure correct simulation and process activation. UNIVERCM variables used by a single automata are still mapped to a couple of C++ variables, *i.e.*, current value and future value, that are updated and handled by the management function.

#### Mapping of digital HW to SystemC and SystemC TLM through HIFSuite


As previously stated in Sections 2.2.2 and 4.1.2, HIFSuite is an ideal framework to convert digital HW descriptions into corresponding SystemC and SystemC-TLM descriptions. The flow to automatically convert digital HW descriptions to SystemC at RTL is depicted in Figure 10. The input HW description, written in VHDL or Verilog, is firstly converted to its HIF representation by the *HIFSuite front-end tools*. This step is achieved by parsing the input description and mapping HDL constructs to corresponding HIF objects. Then, the HIF description is converted to the corresponding SystemC RTL code by the the back-end tool `hif2sc`. A number of manipulations on the HIF description are required during this step to account for the lack of expressiveness of SystemC *w.r.t.* VHDL and Verilog. In fact, some VHDL and Verilog constructs do not have a direct mapping to a corresponding SystemC construct. As such, they must be translated by resorting to an equivalent implementation through other SystemC constructs.

HIFSuite also features a flow to automatically abstract digital HW descriptions to SystemC TLM for faster simulation speed. The resulting flow is illustrated in Figure 11. The first step consists again of converting the input HW description to its corresponding HIF representation by the *HIFSuite front-end tools*. If the target is to generate a TLM description optimized for simulation performance, the following step consists of invoking DDT from HIFSuite on the generated HIF description in order to improve simulation performance by replacing the original HDL data types with C++ built-in data types. This step is however completely optional. In



**Fig. 10** HIFSuite-based flow for automatic conversion of digital HW descriptions to SystemC RTL

case it is bypassed, the output TLM description at the end of the flow will feature SystemC data types. The abstraction of the HIF description from RTL to TLM is carried out by the manipulation A<sup>2</sup>T from HIFSuite. A<sup>2</sup>T produces code compliant with the TLM-2.0 standard. The user can select which TLM protocol will be generated by adopting one of the two TLM-2.0 coding styles, namely *loosely-timed* (LT) and *approximately-timed* (AT). If the LT coding style is adopted, the abstracted design will implement the blocking transport interface, and blocking transport primitives will be used to achieve communication. Conversely, if the AT coding style is adopted, the abstracted design will implement the non-blocking transport interface, and non-blocking transport primitives will be used to achieve communication. The abstraction process generates C++ functionality code from RTL processes, and replaces the RTL cycle-accurate communication protocol with the transaction-based TLM communication protocol. As reported in Section 4.1.2, profiling information on the starting HW description can be provided to A<sup>2</sup>T in order to generate more efficient C++ code for the design functionality. Finally, the abstracted HIF description is converted to SystemC TLM through the back-end tool hif2sc.



**Fig. 11** HIFSuite-based flow for automatic conversion of digital HW descriptions to SystemC TLM

## Mapping of analogue conservative descriptions to SystemC-AMS

Smart systems often feature heterogeneous components that do not match the traditional digital design flow. A typical example are MEMS components, often used as means of sensing and actuation, thus having a crucial role in the interaction of the system with the surrounding environment. The main complexity introduced by this kind of descriptions is that they are *both behavioural and conservative*, *i.e.*, they feature a certain level of abstraction *w.r.t.* the actual component realization, but at the same time they obey physical laws, such as energy conservation laws [12, 27].

The limitations of traditional flows and tools at handling such components are highlighted by the characteristics of SystemC-AMS that, though being the reference language for smart system simulation, does not support descriptions that are both behavioural and conservative (as described in Section 2.2.1). The limited flexibility of SystemC-AMS forces designers to adopt other HDLs (*e.g.*, Verilog-AMS), that can not be easily integrated with the frameworks and flows presented in this Chapter.

For these reasons, this Section shows how SystemC-AMS can be extended to support behavioural and conservative descriptions. Instead of adding a new abstraction level (with corresponding libraries and classes), the adopted approach uses SystemC-AMS existing primitives in a novel way [26]. Note that, due to the limitations of SystemC-AMS, supported models are strictly linear and time-invariant.


The starting point of the methodology is a Verilog-AMS behavioural description. In Verilog-AMS, a circuit is modelled as an abstract graph of nodes connected by branches [25]. System state is defined in terms of voltages ( $V(\ )$ ) and currents ( $I(\ )$ ) associated with nodes and branches. Relationships between nodes are modelled with algebraic and differential equations, called *simultaneous statements*.

Since SystemC-AMS is less expressive than Verilog-AMS, any Verilog-AMS simultaneous statement is reproduced by connecting a number of ELN elements. Given a Verilog-AMS description, each simultaneous statement is divided into basic contributions by finding the largest sub-equation that can be represented by a single ELN object. In linear and time-invariant descriptions, this corresponds to breaking the equation into the single addends.

Each addend is then mapped to the most suitable ELN primitive. As an example, an instance of the `sca_vsource` primitive is used to reproduce independent voltage sources, *e.g.*,  $V(a) <+ +8.01$ . On the other hand, an instance of the `sca_vccs` primitive reproduces voltage controlled current sources, *e.g.*,  $I(a) <+ +4.02 V(b)$ . ELN primitives must then be connected to reproduce the relationship expressed by the starting simultaneous statement. If the term on the left hand side of the simultaneous statement is a current, SystemC-AMS instances are connected in parallel. Else, if the term is a voltage, instances are connected in series, by adding intermediate components. Figure 12 exemplifies these concepts on a simultaneous statement including a voltage controlled current source, a current controlled current source and an independent current source.

Differential contributions require a more complex approach, as they model a derivative (or integrative) relationship between the current or voltage of two separate circuit nodes. SystemC-AMS, on the other hand, restricts differential be-





**Fig. 12** Example of mapping of a Verilog-AMS simultaneous statement to SystemC-AMS. The simultaneous statement includes a voltage controlled current source (term 1, mapped to an instance of `sca_vccs`), a current controlled current source (term 2, mapped to a `sca_cccs`) and an independent current source (term 3, mapped to a `sca_csource`). Since the left-hand side of the simultaneous statement is a current construct, all ELN instances are connected in parallel. Non-connected terminals are connected to ground.

haviours to dependencies on single network nodes, through the adoption of capacitors (`sca_c` ELN module) or inductors (`sca_l`). To overcome this limitation, it is necessary to introduce an intermediate node that has no physical correspondence in the circuit, but that is rather used for describing the differential dependence. The node is connected to an inductor in case of a derivative construct (e.g.,  $I(a) \leftarrow \text{ddt}(+4.02 V(b))$ ) and to a capacitor in case of an integrative construct (e.g.,  $I(a) \leftarrow \text{idt}(+4.02 V(b))$ ). Suitable ELN primitives are then used to bind the evolution of the intermediate node to the nodes involved in the starting differential contribution.

As the application of the proposed approach may be tedious and error-prone, and thus prevent the application to industrial-size case studies, the whole methodology has been automated on top of the HIFSuite framework.

### Integration strategies and challenges

The code generation solutions presented in this Section tackle the heterogeneity of smart systems by adopting a common language (i.e., SystemC and its extension), still preserving the heterogeneity in terms of MoC. However, interaction between different MoCs does not rely on manual, error-prone synchronization approaches, as for the functional level (Section 4.1). All synchronization is indeed transferred to the simulation kernel, that satisfies requests from all MoCs and abstraction levels.

Synchronization correctness is thus guaranteed by the underlying SystemC simulation kernel, that natively masters heterogeneous requests and takes care of synchronization issues between its extensions and MoCs. Furthermore, native convert-

ers allow to perform data conversion and to propagate events from one MoC to the other, without any manual intervention from the user. Still, the heterogeneity in terms of MoCs affects simulation performance, as data and synchronization conversion imply a computation overhead. Thus, the simplicity of integration comes at a price of simulation performance.

#### 4.2.2 SystemVue-based simulation

SystemVue is an environment designed for easing the integration process. Its execution semantics is based on the Synchronous Dataflow MoC. As such, system behaviors are described by interconnecting basic blocks, expressing a functionality. The strength of SystemVue is that it provides predefined blocks as well as a C++ API to create libraries of custom components that can be included in a system simulation together with components shipped with SystemVue. This allows to easily integrate any C++ code, including manually designed code and code generated with the methodologies proposed in Section 4.1.

The first step to integrate a C++ external component in SystemVue is to specify its interface as names and data types of all the inputs, outputs and parameters. The *interface of a SystemVue node* implemented in C++ is composed by a set of variables that are then specified to belong to the interface using the macros: `DEFINE_MODEL_INTERFACE`, `ADD_MODEL_OUTPUT` and `ADD_MODEL_INPUT`. The data types of these variables, in order to be accepted by the macros, have to belong to a well-defined subset of the available C data types. Some data types, such as circular buffers, are implemented in the SystemVue support library. The other available data types are a subset of the C/C++ data types, that does not include the standard `unsigned integers`. This can be an issue, as normal `unsigned int` data types do not ensure that the span of data representation is the same on different architectures. For this reason, in order to assure the predictability of the number of bits used to represent data on the interface, every variable is declared as `double`. Then, before any computation step, the data read from the interface is assigned to a data structure using standard `Integer` and `Boolean` variables for computation. After the computation, the variables of the data structure are copied into the output variables. Figure 13 gives a sketch of the C++ code generated by HIFSuite for SystemVue. The left-hand side of the figure focuses on the interface and it shows the declaration of the interface variables, the input/output data structure and the interface declaration. On the right-hand side of the figure the `Run` method exemplifies the usage of input/output variables and data structure.

In SystemVue, functionality is implemented in terms of four functions:

- `Setup()` is used to specify the rate of each port, in particular when using circular buffers, in the node interface. The default value is `uni-rate`, and it is not mandatory to implement this function.
- `Initialize()` is executed during the initialization of the dataflow, thus should be used to run all the necessary initialization code necessary to the node functionality.

<pre> class component : public   SystemVueModelBuilder::DFModel {   unsigned int cycles;   ...   double input_1;   double input_2;   double output;   ...   struct component_iostruct{     uint32_t input_1;     bool input_2;     uint32_t output;   } io_exchange;   ...   DEFINE_MODEL_INTERFACE(component)   {     ADD_MODEL_INPUT(input_1);     ADD_MODEL_INPUT(input_2);     ADD_MODEL_OUTPUT(output);     return true;   }   ... </pre>	<pre> ... bool Run(){   component_iostruct io_exchange(     OUL,     false,     OUL   );   io_exchange.input_1=input_1;   io_exchange.input_2=input_2;   simulate(&amp;io_exchange, cycles);   output = io_exchange.output;   return true; } ... void simulate(   component_iostruct * io,   unsigned int &amp; cycles ) {   // Aztool generated implementation   ... } ... }; </pre>
--	---

**Fig. 13** Overview of the SystemVue-compliant C++ generated by HIFSuite.

- `Run ( )` is the main method, as it contains the functionality that has to be executed at every simulation step. Its execution is scheduled by SystemVue, according to the dataflow structure, and the rate of the input/output ports of the node.
- `Finalize ( )` performs any post-simulation coding that the model needs to perform, such as closing file or de-allocating memory.

In order to respect this interface, C++ code generation techniques must be customized and extended to ensure SystemVue support. As an example, the code generated by HIFSuite uses the `Initialize ( )` method to reset all variables and data structures of the component. The `Run ( )` function, as depicted on the left part of Figure 13, handles the input/output as discussed above and it calls the code generated by A<sup>2</sup>T (*i.e.*, `simulate`) to emulate component evolution, passing the input/output structure as parameter. When the `simulate` function returns, the output variables are written according to computed component evolution.

A final integration issue arises whenever components adopt different MoCs. In SystemVue, synchronization and communication among different nodes is based in SDF, that forces the insertion of a delay in every loop among different components. Thus, it is necessary to insert delays to break the loops between connected components, for instance between a bus and a CPU or between bus and peripherals. However, the generalized insertion of such delays can produce synchronization problems due to the modification of simulation delays that usually guarantee the correct behavior of a digital system. For this reason, digital components in loop are automatically merged by HIFSuite in a single component and abstracted with A<sup>2</sup>T as a single component.

By following these guidelines, SystemVue eases the integration of existing code, as the designer must simply match the APIs for the designed components, while

the synergy with HIFSuite automatically translates pre-design digital and analogue components and all synchronization issues are left to the simulation kernel.

## 5 Experimental Validation of Proposed Methodologies

The goal of this section is to support the proposed analysis and methodologies with experimental evidence. To this extent, the proposed examples focus on single code generation techniques and on the simulation of a complex smart system case study achieved through SystemVue.

### 5.1 Validation of HIFSuite-based language conversion techniques

The automatic abstraction of digital components to SystemC/TLM and to C++ plays a key role in the simulation of a smart platform at both the functional and the transactional levels. Thus, its effectiveness must be evaluated in depth.

**Table 1** Abstraction alternatives of digital components for functional and transactional simulation.

Design	Modelsim (VHDL/ Verilog)	SystemC RTL, SystemC data types	Abstract C++, HDTLib data types types (SystemC top)		Abstract C++, C++ native data types (SystemC top)		Abstract C++, C++ native data types (pure C++ top)	
	T (s)	T (s)	T (s)	S (x)	T (s)	S (x)	T (s)	S (x)
AES	72.3	850.9	332.5	2.6	8.0	106.4	7.1	119.8
Camellia	1,823.7	25,433.3	9,022.6	2.8	8.0	3,179.2	3.3	7,707.1
DES56	707.5	7,608.5	1,941.1	3.9	8.5	895.1	4.6	1,654.0
SHA512	1,758.9	6,302.1	2,452.4	2.5	12.6	371.2	3.4	1,377.2
XTEA	171.8	975.2	260.9	3.7	18.0	54.2	3.4	286.8

Table 1 reports simulation time ( $T(s)$ ) for some VHDL and verilog digital components, together with the speedup achieved through the automatic abstraction by A<sup>2</sup>T with the support of HDTLib or DDT for data type abstraction. The reference simulation time is generated by Modelsim (Column *Modelsim*). The generated code may be managed through either a SystemC top-level module (Columns labelled with *SystemC top*) or a C++ main simulation file (*pure C++ top*). This distinction allows to analyse all the scenarios outlined in Figure 5, thus covering both the functional abstraction level (single/multiple MoC) and the transactional abstraction level (through the adoption of SystemC or SystemVue for component aggregation).


Results clearly conclude that the automatic abstraction of digital components is extremely efficient (up to three orders of magnitude in speedup) in the case of RTL modules converted to C++ for single MoC functional simulation or for SystemVue-

based transactional simulation. In the other cases, the effectiveness of the abstraction process is limited on single components, but it still produces a simulation advantage whenever the platform model must be built by aggregating different components.

## 5.2 Validation of the mapping of analogue conservative descriptions to SystemC-AMS

Mapping of analogue conservative descriptions to SystemC-AMS proved to be a complex step, due to the requirements in terms of construct coverage and of application of energy conservation laws. In order to prove the effectiveness of the overall methodology, we applied the overall approach to a complex industrial case study, developed in the context of the SMAC project. Application to this industrial case studies was eased though the implementation of an automatic tool, called ABACuS (Analogue BehAvioural Conservative Systemc-ams), that leverages HIFSuite to ease the conversion process.

The adopted case study is a *2-dimensional MEMS accelerometer* implemented in Verilog-AMS by means of the MEMS design platform MEMS+, that supports automatic Verilog-AMS code generation [12], starting from 3-dimensional physical models as the one depicted in Figure 15. Table 2 reports the main characteristics of the MEMS design, both in terms of simultaneous statements and of types of contributions. The MEMS design features most of types of supported contributions, thus showing the application and validation of a significant part of the methodology on a single case study.



**Fig. 14** 3-dimensional model of the accelerometer in the MEMS+ design simulator.

Table 3 shows the results of the application of ABACuS to the MEMS design. The table shows the number of lines of code of the resulting SystemC-AMS implementation, the number of added nodes and of instances of SystemC-AMS primitives. The number of lines of codes is increased tenfold (precisely, 11.12x), as

**Table 2** Characteristics of the original Verilog-AMS MEMS design.

Lines of code		89
Equations	Voltage sources	10
	Current sources	15
Node declarations	Interface	14
	Internal	14
Contributions	Independent	4
	Voltage	59
	Current	0
	Derivative	12
	Integrative	0

**Table 3** Characteristics of the generated SystemC-AMS MEMS design.

Lines of code		1,474
Added node declarations		12
SystemC-AMS primitive instantiations	sca_r	93
	sca_vsource	4
	sca_vcvs	32
	sca_ccvs	0
	sca_csource	0
	sca_vccs	48
	sca_cccs	0
	sca_l	12
	sca_c	0

the SystemC-AMS generated by the methodology is more verbose than Verilog-AMS. Each contribution requires the instantiation of the ELN primitive, plus the corresponding explicit port binding. Furthermore, the number of ELN primitives is higher than the number of Verilog-AMS contributions. This is due to the presence of 12 derivative contributions in the original Verilog-AMS code. Each such contribution determines the instantiation of three ELN primitives (as explained in Section 4.2.1). As a result, of the 188 resulting SystemC-AMS ELN instances:


- 93 correspond to resistors added to connect each SystemC-AMS node to ground;
- 59 correspond to voltage source contributions;
- 36 are generated by the 12 derivative constructs, that determine also the declaration of 12 additional internal nodes.

Fast code generation is a major advantage of the proposed approach. Table 4 highlights that code generation is almost instantaneous (17.48s overall), and that most of the effort is spent in the HIFSuite conversions (55%). The most costly step of ABACuS lies in the mapping from Verilog-AMS contributions to ELN primitives and in their instantiation (37%). On the other hand, node management and the separation of Verilog-AMS equations into single contributions is almost immediate.

The generated code was validated by comparing its execution *w.r.t.* the original Verilog-AMS code, run by using the Questa simulator [24]. SystemC-AMS simula-

**Table 4** Characteristics of the execution of ABACuS on the MEMS design.

Overall		17.48s
HIFSuite tools	Conversion to HIF	1.86s
	Conversion to SystemC-AMS	7.81s
ABACuS	Node management	0.94s
	Division into contributions	0.29s
	ELN component instantiations	6.58s

**Fig. 15** Evolution of the MEMS outputs for Verilog-AMS (solid) and SystemC-AMS (dashed).


tion was run by adopting the same input stimula of the Verilog-AMS implementation, and with a 1 $\mu$ s timestep. SystemC-AMS proved to be slightly faster than the Verilog-AMS execution (28.02s and 33.72s, respectively). At the same time, the average error in the computation of the MEMS outputs is 0.02%. This confirms the visual accuracy evident from Figure 15, where the Verilog-AMS and SystemC-AMS curves are almost totally overlapping. The small error is due to the different management of time in the two simulators: SystemC-AMS adopts a fixed timestep, while Verilog-AMS can adapt the length of the timestep over time, thus reaching a higher accuracy. The low error rate highlights the effectiveness of the generated code, both in terms of accuracy and of simulation speed.

### 5.3 Adoption of SystemVue for a heterogeneous case study

The final example collects all previous results to show a transactional level simulation of a smart system based on SystemVue integrating a number of heterogeneous components. The starting point is complex heterogeneous smart system, developed with the goal of representing a generic smart system. The system, called *open source test case* (OSTC) includes eight modules covering digital HW, embedded SW, RF-Transceiver, network elements and a MEMS sensor (*i.e.*, the accelerometer). Such modules are extremely heterogeneous in terms of language, as they are described in SystemC, VHDL, Verilog, Verilog-AMS and C++. An exhaustive description of the OSTC will be the focus of Chapter 9.

Figure 16 shows the SystemVue representation of the OSTC. Each module has been imported in SystemVue after its abstraction to C++, performed by using HIF-Suite. SystemVue supports co-simulation, thus allowing the comparison of the following scenarios:

- co-simulation of all digital HW components;
- co-simulation of one digital HW component;
- homogeneous C++-based simulation.



**Fig. 16** SystemVue schematic of the OSTC.

The simulation scenario used for all the models simulates 100 ms of system execution, with a time step of 100 ns. The inputs of the accelerometer are sinusoidal stimuli, and the software application is pre-loaded in the memory. The software takes care of system boot and peripheral initialization. Then, the application repeatedly reads data from the accelerometer, computes the data and sends the results to the digital hardware and the network interface.

Table 5 shows the time needed to simulate the three different scenarios. What appears clear from these results is that the number of simulators instantiated, hence the number of co-simulation interfaces employed, heavily impacts performance. In



**Table 5** Simulation time for the three different simulation scenarios in SystemVue.

Scenario	Simulation Time (s.)	Speed-up
co-simulation of all digital HW	278.59	-
co-simulation of one digital HW	153.23	1.8x
C++ based simulation	36.32	7.7x

particular, it worth notice that, in this case, every co-simulation interface (two in the case of the first entry of the table, one in the second), seems to introduce around 120 seconds overhead *w.r.t.* the simulation without co-simulation interface, thus introducing an overhead of about 80%. As a result, the impact of interfaces and conversion layers between different tools seems highly relevant and strictly dependent on the number of used interfaces and external tools. The limited speed-up is mainly affected by the low abstraction capability of the two main digital components of the OSTC. Such components are indeed described at gate level rather than at RTL, thus the abstraction to C++ is not extremely effective. Higher speedups can be obtained by using real RTL components, such as the ones reported in Table 1.

## 6 Concluding Remarks

This chapter provided a formalization of the abstraction levels and design domains of a smart system. This taxonomy allows to identify a precise role in the design flow for co-simulation and simulation scenarios, and to examine the impact of heterogeneous or homogeneous models of computation. Moreover, a methodology has been proposed to move from the co-simulated heterogeneity to a simulatable homogeneous representation of the entire smart system at two level of abstraction: functional level and transactional level. At functional level, all components are implemented in C++, with the goal of understanding the role of the underlying synchronization and simulation semantics and their overhead on simulation performance. At transactional level, two wide-spread simulation frameworks, *i.e.*, SystemC and SystemVue, have been adopted to ease code integration, even in presence of very heterogeneous design flows.

## References

1. Accellera Systems Initiative. SystemC. [accellera.org/downloads/standards/systemc](http://accellera.org/downloads/standards/systemc).
2. Accellera Systems Initiative. SystemC-AMS 2.0 standard. [accellera.org/downloads/standards/systemc](http://accellera.org/downloads/standards/systemc).
3. Accellera Systems Initiative. SystemC TLM (Transaction-level Modeling). [accellera.org/activities/working-groups/systemc-tlm](http://accellera.org/activities/working-groups/systemc-tlm).
4. Agilent Technologies. SystemVue Electronic System-Level (ESL) Design Software. [www.home.agilent.com/en/pc-1297131/systemvue](http://www.home.agilent.com/en/pc-1297131/systemvue).

5. F. Balarin, Y. Watanabe, H. Hsieh, L. Lavagno, C. Passarone, and A. Sangiovanni-Vincentelli. Metropolis: an Integrated Electronic System Design Environment. In *Computer*, volume 36, pages 45 – 52, 2003.
6. N. Bombieri, F. Fummi, V. Guarnieri, F. Stefanni, and S. Vinco. HDTLib: an efficient implementation of SystemC data types for fast simulation at different abstraction levels. *Design Automation for Embedded Systems*, 16(2):115–135, 2012.
7. N. Bombieri, F. Fummi, and G. Pravadelli. Abstraction of RTL IPs into embedded software. In *ACM/IEEE DAC*, pages 24 –29, 2010.
8. N. Bombieri, F. Fummi, and G. Pravadelli. Automatic Abstraction of RTL IPs into Equivalent TLM Descriptions. *IEEE TCOMP*, 60(12):1730–1743, 2011.
9. N. Bombieri, G. D. Guglielmo, M. Ferrari, et al. HIFSuite: tools for HDL code conversion and manipulation. *EURASIP Journal on Embedded Systems*, pages 1–20, 2010.
10. F. Bouchhima, M. Briere, G. Nicolescu, M. Abid, and E. Aboulhamid. A SystemC/Simulink Co-Simulation Framework for Continuous/Discrete-Events Simulation. In *Proc. of IEEE BMAS*, pages 1 – 6, 2007.
11. J. C. Butcher. *Numerical Methods for Ordinary Differential Equation*. New York: John Wiley and Sons, 2003.
12. Coventor, Inc. MEMS+: MEMS Simulation Software. [www.coventor.com/mems-solutions/products/mems](http://www.coventor.com/mems-solutions/products/mems).
13. G. De Micheli, R. Ernst, and W. Wolf. *Readings in Hardware/Software Co-Design*. Morgan Kaufmann Publishers, 2001.
14. L. Di Guglielmo, F. Fummi, G. Pravadelli, F. Stefanni, and S. Vinco. A formal support for homogeneous simulation of heterogeneous embedded systems. In *Proc. of IEEE SIES*, pages 211–219, 2012.
15. EDALab s.r.l. *HIFSuite*. [www.hifsuite.com](http://www.hifsuite.com).
16. G. Frehse. PHAVer: Algorithmic Verification of Hybrid Systems Past HyTech. In *Hybrid Systems: Computation and Control*, volume 3414 of *LNCS*, pages 258–273. Springer Berlin / Heidelberg, 2005.
17. F. Fummi, M. Loghi, M. Poncino, and G. Pravadelli. A cosimulation methodology for hw/sw validation and performance estimation. *ACM Trans. DAES*, 14:23:1–23:32, April 2009.
18. D. D. Gajski, N. D. Dutt, A. C.-H. Wu, and S. Y.-L. Lin. *High-level synthesis: introduction to chip and system design*. Kluwer Academic Publishers, 1992.
19. L. D. Guglielmo, F. Fummi, G. Pravadelli, F. Stefanni, and S. Vinco. UNIVERCM: the UNiversal VERsatile Computational Model for heterogeneous system integration. *IEEE Transactions on Computers*, 62(2):225–241, 2013.
20. T. Henzinger. The Theory of Hybrid Automata. In *IEEE Symposium on Logic in Computer Science (LICS)*, pages 278 – 292, 1996.
21. C.-J. Hsu, J. Pino, and F.-J. Hu. A mixed-mode vector-based dataflow approach for modeling and simulating LTE physical layer. In *Proc. of ACM/IEEE DAC*, pages 18–23, 2008.
22. E. A. Lee. Overview of the Ptolemy project. [ptolemy.eecs.berkeley.edu](http://ptolemy.eecs.berkeley.edu), 2001.
23. T. MathWorks. Stateflow: Design and simulate state machines and control logic. [www.mathworks.com/products/stateflow/](http://www.mathworks.com/products/stateflow/).
24. Mentor Graphics. Questa Advanced Simulator. [www.mentor.com/products/fv/questa](http://www.mentor.com/products/fv/questa).
25. S. Mijalkovic. Advanced circuit and device modeling with Verilog-A. In *Proc. of IEEE MIEL*, pages 439–442, 2006.
26. F. F. S. Vinco, M. Lora. Conservative behavioural modelling in SystemC-AMS. In *IEEE/ECSI FDL*, pages 1–8, 2015.
27. P. Schneider, C. Bayer, K. Einwich, and A. Kohler. System level simulation - A core method for efficient design of MEMS and mechatronic systems. In *Proc. of IEEE SSD*, pages 1–6, 2012.
28. B. van Beek. The Compositional Interchange Format: introduction. [se.wtb.tue.nl/sewiki/media/vanbeek/cifintro.pdf](http://se.wtb.tue.nl/sewiki/media/vanbeek/cifintro.pdf).