# Processor Microarchitecture for Implementation of Ephemeral State Processing within Network Routers 

Muthulakshmi Muthukumarasamy<br>University of Kentucky, mmuthulakshmi@gmail.com

Right click to open a feedback form in a new tab to let us know how this document benefits you.

## Recommended Citation

Muthukumarasamy, Muthulakshmi, "Processor Microarchitecture for Implementation of Ephemeral State Processing within Network Routers" (2003). Theses and Dissertations--Electrical and Computer Engineering. 142.
https://uknowledge.uky.edu/ece_etds/142

This Master's Thesis is brought to you for free and open access by the Electrical and Computer Engineering at UKnowledge. It has been accepted for inclusion in Theses and Dissertations--Electrical and Computer Engineering by an authorized administrator of UKnowledge. For more information, please contact UKnowledge@lsv.uky.edu.

## STUDENT AGREEMENT:

I represent that my thesis or dissertation and abstract are my original work. Proper attribution has been given to all outside sources. I understand that I am solely responsible for obtaining any needed copyright permissions. I have obtained needed written permission statement(s) from the owner(s) of each third-party copyrighted matter to be included in my work, allowing electronic distribution (if such use is not permitted by the fair use doctrine) which will be submitted to UKnowledge as Additional File.

I hereby grant to The University of Kentucky and its agents the irrevocable, non-exclusive, and royalty-free license to archive and make accessible my work in whole or in part in all forms of media, now or hereafter known. I agree that the document mentioned above may be made available immediately for worldwide access unless an embargo applies.

I retain all other ownership rights to the copyright of my work. I also retain the right to use in future works (such as articles or books) all or part of my work. I understand that I am free to register the copyright to my work.

## REVIEW, APPROVAL AND ACCEPTANCE

The document mentioned above has been reviewed and accepted by the student's advisor, on behalf of the advisory committee, and by the Director of Graduate Studies (DGS), on behalf of the program; we verify that this is the final, approved version of the student's thesis including all changes required by the advisory committee. The undersigned agree to abide by the statements above.

Muthulakshmi Muthukumarasamy, Student
Dr. J. Robert Heath, Major Professor
Information not available, Director of Graduate Studies

## ABSTRACT OF THESIS

## PROCESSOR MICROARCHITECTURE FOR IMPLEMENTATION OF EPHERMERAL STATE PROCESSING WITHIN NETWORK ROUTERS

The evolving concept of Ephemeral State Processing (ESP) is overviewed. ESP allows development of new scalable end-to-end network user services. An evolving macro-level language is being developed to support ESP at the network node level. Three approaches for implementing ESP services at network routers can be considered. One approach is to use the existing processing capability within commercially available network routers. Another approach is to add a small scale existing ASIC based generalpurpose processor to an existing network router. This thesis research concentrates on a third approach of developing a special-purpose programmable Ephemeral State Processor (ESPR) Instruction Set Architecture (ISA) and implementing microarchitecture for deployment within each ESP-capable node to implement ESP service within that node. A unique architectural characteristic of the ESPR is its scalable and temporal Ephemeral State Store (ESS) associative memory, required by the ESP service for storage/retrieval of bounded (short) lifetime ephemeral (tag, value) pairs of application data. The ESPR will be implemented to Programmable Logic Device (PLD) technology within a network node. This offers advantages of reconfigurability, in-field upgrade capability and supports the evolving growth of ESP services. Correct functional and performance operation of the presented ESPR microarchitecture is validated via Hardware Description Language (HDL) post-implementation (virtual prototype) simulation testing. Suggestions of future research related to improving the performance of the ESPR microarchitecture and experimental deployment of ESP are discussed.

KEYWORDS: Ephemeral State Processing, Ephemeral State Store, Ephemeral State Processor, PLD Technology, HDL Virtual Prototyping.

# PROCESSOR MICROARCHITECTURE FOR IMPLEMENTATION OF 

 EPHERMERAL STATE PROCESSING WITHIN NETWORK ROUTERS
## By

Muthulakshmi Muthukumarasamy


Director of Graduate Studies


Muthulakshmi Muthukumarasamy

The Graduate School
University of Kentucky
2003

PROCESSOR MICROARCHITECTURE FOR IMPLEMENTATION OF EPHERMERAL STATE PROCESSING WITHIN NETWORK ROUTERS
$\qquad$
A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical Engineering in the College of Engineering at the University of Kentucky

By
Muthulakshmi Muthukumarasamy
Lexington, Kentucky
Director: Dr. J. Robert Heath, Associate Professor of Electrical and Computer Engineering

Lexington, Kentucky
2003

## ACKNOWLEDGEMENTS

My sincere thanks and gratitude are due to my academic advisor and thesis director, Dr. J. Robert Heath for his guidance and support throughout the thesis. I am very thankful for his constant encouragement, suggestions and evaluations, and for the help he provided in editing various versions of this thesis. I would also like to express my sincerest thanks to Dr. Ken Calvert and Dr. James Griffioen, for providing me an opportunity to work on this thesis research and for the support and inspiration they provided. I would like to extend my thanks to Dr. Hank Dietz and Dr. William Dieter for serving in my thesis committee and providing me with invaluable comments and suggestions for improving the thesis and for possible future research.

I extend my deepest gratitude and thanks to my parents for their support and belief in me. My heartfelt thanks are due to my friend Balaji, who provided on-going support throughout this thesis and encouraged me in difficult times to complete this thesis.

## TABLE OF CONTENTS

Acknowledgements .....  iii
List of Tables ..... viii
List of Figures .....  ix
Chapter One: Introduction .....  1
1.1. Background and Positioning of Research .....  1
1.2. Goals and Objectives .....  4
Chapter Two: Ephemeral State Processing (ESP) .....  6
2.1. Introduction. .....
2.2. Ephemeral State Store (ESS) .....  7
2.3. ESP Packet Format and Processing .....  8
24. Macro Instructions of ESP .....  9
2.5. Example End-to-End Applications using ESP .....  19
2.6. Prologue to Ephemeral State Processor (ESPR) .....  21
Chapter Three: Ephemeral State Processor (ESPR) .....  22
3.1. ESPR Requirements Summary .....  22
3.2. Highest Level Functional Organization of ESPR .....  23
3.3. Micro Instruction Set Format, Types, Architecture and Definition. .....  26
3.3.1. Micro Instruction Format .....  27
3.3.2. Micro Instruction Types (Classes) ..... 28
3.3.2.1. ALU/SHIFT Type Instructions .....  28
3.3.2.2. Immediate Type Instructions .....  28
3.3.2.3.Branch/Jump Type Instructions .....  29
3.3.2.4. LFPR/STPR Type Instructions .....  30
3.3.2.5. GET/PUT Type Instructions .....  31
3.3.2.6. Packet Related Instructions ..... 32
3.3.3. Further ESPR Architecture Definition .....  32
3.4. Micro Instruction Implementation of ESP Macro Instructions .....  34
Chapter Four: Associative Ephemeral State Store (ESS) ..... 38
4.1. ESS Design .....  38
4.2. Content Addressable Memory (CAM) .....  39
4.2.1. Write Operation ..... 42
2.2. Read Operation ..... 42
4.3. Random Access Memory (RAM) for storage of Value, Expiration Time and Empty bit .....  .43
4.4. Expiration Time Calculation Block .....  44
4.5. Empty Location Calculating Block ..... 44
4.6. ESS Controller. .....  45
4.7. Operations performed in ESS and Flow chart.. ..... 45
4.7.1. GET Operation .....  45
4.7.2. PUT Operation ..... 45
4.7.3. Branch on GET Failed (BGF) / Branch on PUT Failed (BPF) Operation ..... 46
4.8. ESS Scalability, Size and Performance .....  46
Chapter Five: Ephemeral State Processor Version 1 (ESPR.V1.) Architecture ..... 485.1. Basic Register/Register Architecture Development with ESPRComponents. 49
5.2. Four Stage Pipelined Architecture (ESPR.V1) .....  .51
5.3. Micro Controller ..... 55
5.4. ESPR.V1 Requirements Evaluation ..... 57
5.5. Special-Purpose Versus General-Purpose approach to ESP .....  .60
5.6. Analytical Performance Model for ESPR .....  60
Chapter Six: Post-Synthesis and Post-Implementation Simulation Validation of
ESPR.V1 Architecture 66
6.1. Introduction .....  66
6.2. Post-Synthesis Simulation Validation of ESPR.V1 Architecture .67
6.2.1. Simulation Validation of Single Micro Instructions .....  68
6.2.1.1. Validation of 'ADD' Micro Instruction .....  68
6.2.1.2. Validation of 'GET' Micro Instruction .....  69
6.2.2. Micro Instruction Program Sequence Validation ofESPR.V1 Architecture 70

### 6.2.2.1. Micro Instruction Program Sequence for ALU/SHIFTER

Validation.

### 6.2.2.2. Micro Instruction Program Sequence for ESS

Validation.
6.2.2.3. Micro Instruction Program Sequence for Branch/Forward Unit Validation
6.3. Post-Implementation Simulation Validation of ESPR.V1 Architecture .... 78
6.3.1. Post-Implementation Simulation Validation of 'COUNT' Macro Instruction.
6.3.2. Post-Implementation Simulation Validation of 'COMPARE' Macro Instruction.
6.4. Results and Conclusions. .....  87
Chapter Seven: Ephemeral State Processor Version 2 (ESPR.V2) Architecture .....  89
7.1. Pipelined ESS .....  89
7.1.1. Tag Match (TM) Stage. .....  91
7.1.2. Empty Location and Lifetime Check (ELTC) Stage .....  92
7.1.3. ESS Update (EUD) Stage .....  .93
7.2. Five-Stage Pipelined ESPR.V2 Architecture .....  .94
Chapter Eight: VHDL Design Capture of ESPR Architectures. .....  98
8.1. Design Partitioning and Design Capture .....  98
8.2. Initializing the Memory Contents ..... 104
8.2.1. Initializing a RAM Primitive via a Constraints File ..... 105
8.2.2. Initializing a Block RAM in VHDL ..... 106
8.3. Timing Constraints ..... 110
Chapter Nine: Post-Implementation Simulation Validation ofESPR.V2 Architecture111
9.1. Validation of Correct Execution of Single Micro Instructions ..... 112
9.2. Small Micro Program and Individual Functional Unit Testing of ESPR.V2 ..... 1159.2.1. Validation of ALU Unit and JMP Instructionof ESPR.V2115
9.2.2. Validation of Packet Processing Unit of ESPR V2 ..... 117
9.2.3. Validation of ESS of ESPR.V2 ..... 120
9.3. Validation of Macro Instructions of ESP on ESPR.V2 ..... 122
Chapter Ten: Conclusions and Future Research ..... 134
Appendices. ..... 138
Appendix A: Micro Instruction Set Architecture and Definition ..... 139
Appendix B: Macro Level System Flow Chart. ..... 147
Appendix C: System Flow Chart for ESPR.V1 Architecture. ..... 152
Appendix D: System Flow Chart for ESPR.V2 Architecture ..... 156
Appendix E: VHDL Code for ESPR.V2 Architecture ..... 162
References ..... 298
Vita.. ..... 301

## LIST OF TABLES

Table 5.1. Function Table for Shifter .....  56
Table 5.2. Function Table for ALU 56
Table 5.3. Function Table for Branch Detection Unit .....  .57
Table 5.4. Control Signals for Micro Instructions .....  58
Table 6.1. Logic Resources Utilization for ESPR.V1 Architecture ..... 67
Table 8.1. Comparison of Designs for Instruction Memory ..... 104
Table 8.2. Block RAM Initialization Properties. ..... 107
Table 9.1. Logic Resources Utilization for ESPR.V2 Architecture. ..... 111
Table 10.1. Throughput of ESP Macro Instructions in ESPR.V2 Architecture. ..... 135

Figure 1.1. ESP Processing in Router ............................................................................ 3
Figure 2.1. ESP Packet Format ...................................................................................... 8
Figure 2.2. FLAG Field of ESP Packet........................................................................... 9
Figure 2.3. COUNT Operation. .................................................................................... 11
Figure 2.4. COMPARE Operation....................................................................................... 12
Figure 2.5. COLLECT Operation. ................................................................................. 13
Figure 2.6. RCHLD Operation...................................................................................... 15
Figure 2.7. RCOLLECT Operation. .............................................................................. 17
Figure 2.8. Finding Path Intersection............................................................................ 19
Figure 2.9. Reducing Implosion using Two-Phase Tree Structured Computations. ...... 20
Figure 3.1. Functional Units of the ESPR System......................................................... 24
Figure 3.2. Packet Processing in Packet RAM of ESPR. .............................................. 25
Figure 3.3. Micro Instruction Format .................................................................................. 27
Figure 3.4. Field Definitions.......................................................................................... 28
Figure 3.5. ALU/SHIFT Type Instruction Format and Definition. ................................ 29
Figure 3.6. Immediate Type Instruction Format and Definition.................................... 29
Figure 3.7. Branch/Jump Type Instruction Format and Definition. ............................... 30
Figure 3.8. LFPR/STPR Type Instruction Format and Definition.................................. 31
Figure 3.9. GET/PUT Type Instruction Format and Definition. .................................... 31
Figure 3.10. Packet Related Instruction Format and Definition. ................................... 32
Figure 3.11. Equivalent Micro Instruction Sequence for COUNT................................. 34
Figure 3.12. Equivalent Micro Instruction Sequence for COMPARE. .......................... 34
Figure 3.13. Equivalent Micro Instruction Sequence for COLLECT................................ 35
Figure 3.14. Equivalent Micro Instruction Sequence for RCHLD. ................................ 35
Figure 3.15. Equivalent Micro Instruction Sequence for RCOLLECT.......................... 36
Figure 4.1. Functional Block Diagram of ESS ................................................................ 40
Figure 4.2. 16x8 CAM Macro
41
Figure 4 3. 16x64 CAM using 8 16x8 CAMs............................................................... 41
Figure 4.4. Expiration Time Calculating Block .....  .44
Figure 4.5. ESS Operations - Flowchart .....  47
Figure 5.1. Basic ESPR Architecture. .....  49
Figure 5.2. Four-Stage Pipelined ESPR.V1 Architecture. ..... 52
Figure 6.1. Validation of 'ADD' Micro Instruction. .....  69
Figure 6.2. Validation of 'GET' Micro Instruction .....  70
Figure 6.3. Program for Validating ALU/Shifter. .....  71
Figure 6.4. Simulation Output for ALU/Shifter Validation. .....  72
Figure 6.5. Program for Validating ESS .....  73
Figure 6.6. Simulation Output for ESS Validation .....  74
Figure 6.7. Program for Validating Conditional Branch Control .....  .76
Figure 6.8. Simulation Output for Conditional Branch Validation ..... 76
Figure 6.9. Simulation Output for COUNT. .....  80
Figure 6.10. Simulation Output for COMPARE ..... 85
Figure 7.1. High-Level Block Diagram of ESS .....  90
Figure 7.2. High-Level View of Three-Stage Pipelined ESS .....  90
Figure 7.3. CAM in the Tag Match (First) Stage of Pipelined ESS .....  91
Figure 7.4. Components of ELTC (Second ) Stage of Pipelined ESS .....  92
Figure 7.5. Component of EUD (Third) Stage of Pipelined ESS. .....  93
Figure 7.6. Five-Stage Pipelined ESPR.V2 Architecture. .....  95
Figure 7.7. High-Level View of Packet Processing Unit. .....  96
Figure 8.1. High-Level Hierarchy of ESPR.V1. .....  99
Figure 8.2. High-Level Hierarchy of ESPR.V2 ..... 100
Figure 8.3. High-Level Hierarchy of IF Stage for both ESPR.V1 and ESPR.V2. ..... 101
Figure 8.4. High-Level Hierarchy of ID Stage for both ESPR.V1 and ESPR.V2 ..... 101
Figure 8.5. High-Level Hierarchy of EX Stage of ESPR.V1 ..... 102
Figure 8.6. High-Level Hierarchy of WB Stage of ESPR.V1 ..... 102
Figure 8.7. High-Level Hierarchy of ETM Stage of ESPR.V2 ..... 103
Figure 8.8. High-Level Hierarchy of LTC Stage of ESPR.V2 ..... 103
Figure 8.9. High-Level Hierarchy of UD Stage of ESPR.V2 ..... 104
Figure 8.10. NCF File for Initializing Instruction Memory. ..... 107

Figure 8.12. VHDL Code for Instruction Memory Using Block RAM
Figure 9.1. Simulation Output for SHR Micro Instruction.
Figure 9.2. Simulation Output for LFPR Micro Instruction.114
Figure 9.3. Program for Validating ALU Unit and JMP Instruction. ..... 115
Figure 9.4. Simulation Output for ALU Unit and JMP Instruction Validation ..... 116
Figure 9.5. Simulation Output for Packet Processing Unit (IN) Validation. ..... 117
Figure 9.6. Simulation Output for Packet Processing Unit (OUT) Validation. ..... 119
Figure 9.7. Program Sequence for Validating ESS ..... 120
Figure 9.8. Simulation Output for ESS Validation ..... 120
Figure 9.9. Simulation Output for Validation of COUNT Macro Instruction. ..... 122
Figure 9.10. Simulation Output for Validation of COMPARE Macro Instruction. ..... 125
Figure 9.11. Simulation Output for Validation of RCHLD Macro Instruction .....  128
Figure 9.12. Simulation Output for Validation of RCOLLECT Macro Instruction. ..... 132
Figure 10.1. Performance Comparison of ESPR.V1 and ESPR.V2. ..... 135

This Chapter discusses the background needed for a better understanding of the research work, goals and objectives of the thesis.

### 1.1. Background and Positioning of Research

In order for the Internet to support new end-to-end communication services required by emerging network applications, additional network-level mechanisms are needed. There are three approaches which provide the needed network-level mechanisms in their own way. The first, more traditional approach, is to target a specific end-to-end problem and develop a focused, stand-alone network-based solution [1,2]. The second approach is to deploy a flexible infrastructure (e.g., active networks $[3,4,5]$ ) that can be reprogrammed to provide any needed functionality. The third approach is to extend the network functionality through simple building-blocks, which can be composed and combined by end-systems in different ways to create new services. The viability of the third approach depends on the following factors: it must be sufficiently general and useful to support a wide range of end-to-end network applications and must be able to justify the cost (financial, operational and performance) of deployment in network infrastructure.

Ephemeral State Processing (ESP) [6,7,8] is one such network-layer buildingblock approach which offers a possible solution for the development of new Internet end-to-end services and capabilities. The basic idea of ESP is to retrieve, store and process ESP packets from router nodes by means of creating and computing using temporary state in the network. Each ESP Packet carries a macro instruction - a 'program' (described in the following chapters) and collective programs provide/implement specific end-to-end network applications/services. Other publications [6,7] describe end-to-end services based on ESP, including 1.) Services for large-scale group applications, in which a relatively modest amount of in-network processing can pay big dividends in terms of scalability [10]; and 2.) Topology-exploring services, in which network elements having specific characteristics are found and flagged as locations for special processing [11].

ESP can be considered as a form of active networking, which offers: (1) lightweight Packet Processing service and (2) Computations involving multiple packets and multiple nodes, and the service is primarily focused on being implemented in fully programmable routers.

Ephemeral State Processing (ESP) $[6,7,8]$ is an evolving research area of active networking, and this service offers very limited programmability that can be easily implemented in hardware. Multiple implementations of the ESP service are currently being investigated. One alternative is the use and adaptation of commercially available routers [26] such as the network processor described in [18]. Implementations based on commodity components have been explored (e.g., Linux-based routers), and have implemented the service as a module and user-level daemon on these lower level traffic routers often found near the periphery of the network. The goal is to implement ESP in core routers which should be able to offer the service at line rates by implementing it on the interface card. To that end, this current research approach targets PLD platforms that can be field upgraded to meet changing ESP functional and performance requirements. Under this approach, another processor, such as the one described in [18], would implement the routing function within the node.

This thesis research work aims at implementing ESP on a Special Purpose (SP) programmable processor within each network node - an Ephemeral State Processor (ESPR). ESP is implemented by a set of macro-instructions, which can be invoked on an Ephemeral State Processor (ESPR) at ESP-capable node routers as they receive, process and possibly forward specially-marked ESP packets in IP datagrams. Separation of ESP packets from other packets (such as the Internet Protocol (IP) packets) is carried out by logic inside the router and the ESPR only sees ESP packets. Figure 1.1 provides a highlevel view of how an ESPR can be deployed in a router to perform the ESP service.

At most one macro-instruction is invoked by each ESP datagram (packet) as it enters an ESP capable node. An ESP packet's macro-instruction is executed by a successor ESP-capable node every time the packet is forwarded by an ESP-capable router. An ESP macro-instruction implemented by the ESPR of an ESP-capable node operates on values carried in the packet or stored at a node router in an associative memory of the ESPR called the Ephemeral State Store (ESS).


Figure 1.1. ESP Processing in Router

The ESS allows data values to be associated with keys or tags for subsequent retrieval and/or update. The unique characteristic of the ESS is that it supports only ephemeral storage of (tag, value) pairs. Each (tag, value) binding is accessible for only a fixed interval of time after it is created. The lifetime of a (tag, value) binding in the ESS is defined by the parameter ' $\tau$ ', which is globally specified and required to be approximately the same at each node. The value in the binding may be updated by any number of instructions (packets) during the lifetime $\tau$. The ESS must provide fast associative creation, access, and reclamation of bindings, in order to process packets at "wire speeds". For given rates of instruction processing (instructions/sec), binding creation (new bindings/instruction) and a given lifetime (seconds), the size of ESS necessary to sustain those rates is fixed.

To our knowledge no research group has developed a SP programmable and reconfigurable network node processor architecture to implement ESP, such as the one to be described in this thesis. The ESPR microarchitecture can be implemented as an Application Specific Integrated Circuit (ASIC) chip or to a Programmable Logic Device (PLD) platform and fast/dense/cheap commodity memory chip technology. PLD technology is of interest because of its rapidly increasing density and performance at decreasing cost. Moreover, the use of PLD technology allows the ESP hardware to evolve over time as the concept of ESP evolves. Special purpose fixed-architecture communications node processors have been developed and implemented in the past, particularly in the context of ASICs, but they lack the programmability and flexibility as that of a PLD platform. These ASIC-based technologies offer no reasonable opportunity
for in-field upgrades of the architecture or its instruction set architecture in response to changing network processing requirements. Another approach that has been gaining momentum is the use of general-purpose network processors [18]. Although such platforms have been used in earlier implementations of ESP [8], their general-purpose nature imposes limitations on their performance.

Implementation of ESP service via an ESPR on a PLD platform, allows ESPRs in a multi-node network environment to be dynamically and remotely re-programmed to incorporate architectural improvements or changes to the macro and micro instruction set as ESP evolves. Utilization of PLD technology for implementation of the ESPR within ESP capable nodes of a network would promote in-field upgrade capability of an ESPR instantiation whenever line speeds may increase or when the density of ESP packets in the total IP datagram traffic increases to a level requiring a higher performance ESPR. A higher performance ESPR architecture may be obtained by deeper pipelining, by instantiating multiple copies of the ESPR to a node PLD platform in a multiprocessor configuration, or by other architectural performance enhancements.

### 1.2. Goals and Objectives

The main goal of this thesis research work is to develop a processor microarchitecture - Ephemeral State Processor (ESPR) to implement ESP. Two versions of the ESPR architecture - ESPR Version 1 (ESPR.V1) and ESPR Version 2 (ESPR.V2) are developed for performance improvement reasons. Development of both versions can be accomplished by means of the following objectives:
(1) understand the concepts of ESP
(2) understand the ESP macro instructions and develop an implementing micro instruction set
(3) develop functional/operational/performance requirements for ESPR architecture versions
(4) develop a unique organization/architecture for the associative ESS
(5) develop a special-purpose programmable high-performance pipelined architecture for ESPR (ESPR.V1 and ESPR.V2)
(6) perform the design capture of ESPR.V1 and ESPR.V2 on to a Xilinx Virtex FPGA [17] using behavioral VHDL
(7) testing ESPR.V1 and ESPR.V2 for validation of correct execution of micro and macro instructions of ESP
This thesis research work was conducted following the above sequence of objectives to develop and validate ESPR. Brief contents of the chapters of this thesis are outlined as follows.
Chapter 2 - Here the concept of ESP and a description of example end-to-end network service applications is presented in detail.

Chapter 3 - Highest level Functional Organization/Architecture of an ESPR is described. The instruction set format, types and additional architectural details are described in this chapter.
Chapter 4 - Detailed description of an associative ESS design using Content Addressable Memory (CAM) is presented here.
Chapter 5 - Design of the first version of ESPR - ESPR.V1, comparison of ESPR with general-purpose processors and an analytical performance model for ESPR is described in this chapter.
Chapter 6 - This chapter deals with the detailed post-synthesis and post-implementation simulation validation testing of the ESPR.V1 architecture.
Chapter 7 - This chapter outlines the need for the second version of ESPR - ESPR.V2 and its design description. The description of a pipelined version of the previously designed ESS, for ESPR.V2, is also presented here
Chapter 8 - This Chapter discusses the details of Hardware Description Language (HDL) design capture of the ESPR.V1 and ESPR.V2 processor systems.
Chapter 9 - Post-implementation simulation validation of ESPR.V2 is presented here
Chapter 10 - This chapter concludes the thesis work and gives an insight to possible future research and investigation that can be done in this area.

This chapter discusses the basic concepts of the ESP mechanism, a brief explanation of the Ephemeral State Store (ESS), ESP packets - format and processing, network macro instructions, and example practical applications of ESP followed by a brief introduction to the design of an Ephemeral State Processor (ESPR)

### 2.1 Introduction

Ephemeral State Processing (ESP) has been proposed as a network layer protocol to be implemented in routers to support a range of new scalable end-to-end network services and to improve scalability and performance of existing network services. It gives control to the end systems to support scalable network applications such as collecting network feedback, locating services, identifying 'branch points' [6], topology discovery and other auxiliary functions. The main idea of ESP is to carry service specific instructions (macro instructions) in its specially marked packets, enable the ESP capable router nodes to process the packets and leave a temporary state in the node according to the carried macro instructions and forward the packets to the next node or drop the packets with the state being already set for identification. This leads to the key requirements [8] for ESP development:

- provide means for the packets to leave information at a router for other packets to modify or pick up later as they pass through the path
- having a space-time product of storage for state storing
- having the space-time product of storage consumed as a result of any packet to be bounded
- per packet processing at each node be comparable to that of IP

The ESP protocol and network macro instructions (shown later in this chapter) are designed in such a way to meet the first requirement and it also lies in the hands of application services to meet this requirement by using ESP wisely. The design of an associative Ephemeral State Store (ESS) with a constant lifetime allows meeting the next
two requirements. Each ESP packet carries a single macro instruction and so the perpacket processing time is known and bounded and the current goal is to process packets at or near wire speeds of 100 Mbps , which allows nearly a million packets being processed per second. With these requirements the ESP mechanism is based on three building blocks:

- an Ephemeral State Store (ESS), which allows packets to deposit small amounts of arbitrary state at routers for a short time
- the ESP protocol and packet format, which defines the way by which the packets are processed and forwarded through the network.
- a set of network macro instructions, which defines the computations on ESP packets at the nodes
Ephemeral State Processing is initiated in any ESP-capable router when the router receives an ESP packet. Each router carries out only local operations and the responsibility for controlling and coordinating the system lies in the end-systems. The ESP header carries a network macro instruction out of a set of pre defined macro instructions. An instruction may create or update the contents of the ESS and/or fields in the ESP header and may place some information in the packet. A sequence of network macro instructions carried in ESP packets, form a practical ESP based application.


### 2.2 Ephemeral State Store (ESS)

Scalability of ESP is provided by the availability of an associative ESS at each network node. The associative ESS will allow data values to be associated with keys or tags for subsequent retrieval and/or update. The ESS will be unique in that it supports only ephemeral storage of (tag, value) pairs. Each (tag, value) binding is accessible for only a fixed interval of time after it is created and each tag has at most one value bound to it. Both tags and values are fixed size bit strings, the current design uses 64-bit tags and 64 -bit values, to reduce the probability of collision [8].

The lifetime of a (tag, value) binding in ESS will be defined by the parameter ' $\tau$ ', which is assumed to be approximately the same for each node. Once created, a binding remains in the store for ' $\tau$ ' seconds and then vanishes; the value in the binding may be updated (overwritten and read) any number of times during the lifetime. For scalability,
the value of ' $\tau$ ' should be as short as possible. For robustness, the value of ' $\tau$ ' needs to be long enough for interesting end-to-end services to be completed. This ESS supports two operations:

- put $(x, e)$ : bind the value $e$ to $\operatorname{tag} x$. After this operation, the pair $(x, e)$ is in the set of bindings of the store for ' $\tau$ ' seconds.
- get $(x)$ : Retrieve the value bound to $\operatorname{tag} x$, if any. If no pair $(x, e)$ is in the store when this operation is invoked or if the associated pair's lifetime is expired, the special value ' $\perp$ ' meaning failure of the operation, is returned. (' $\perp$ ' - indicates the lifetime of the value is expired or the value is not in store).


### 2.3 ESP Packet Format and Processing

ESP packets are processed in ESP supporting routers as they travel through the network. Whenever an ESP packet arrives at a node, it is recognized as such and passed to the ESPR module for processing. These packets either propagate through to the original destination or are discarded along the path. Many end-to-end applications can be constructed using two steps - the first set of packets from end-systems establish and compute on the state while a second set of packets are used to collect the computed information. Two forms of ESP packets are supported: dedicated and piggybacked. A dedicated packet carries the ESP packet in an IP payload and piggybacked ESP packets carry ESP opcode and operands in an IP option (IPv4) or extension header (IPv6), as well as the regular application data (e.g., TCP/HTTP data) [8]. The ESP packet format is shown in Figure. 2.1.
$\left.\begin{array}{|c|c|c|c|c|c|}\hline \text { FL } & \text { OP } \\ \text { (8) }\end{array}\right)$

FL - Flags ( 8 bits)
OP - Opcode ( 8 bits)
CID Conputation packet ( 16 bits)
VAR. FIELD - Variable operands field that contains Tag and/or Value and/or a micro opcode (From 128 to 3968 bits, depending on the macro opcode)
CRC - Cyclic Redundancy Check (32 bits)
Figure 2.1. ESP Packet Format

| LOC | E | R | U |
| :---: | :---: | :---: | :---: |
| $(3)$ | $(1)$ | $(1)$ | $(3)$ |

> LOC - Location (3 bits)
> E - Error (1 bit)
> R - Reflector (1 bit)
> U- Unused (3 bits)

## Figure 2.2. FLAG field of ESP Packet

The $L O C$ field identifies where the ESP processing should occur in the router [8], either the input side, output side or in the centralized ESP location, or any combination of these three locations. The $E$ bit is set when an error occurs while processing an ESP packet (e.g., when a tag is not found in the ESS, when ESS is full, etc.). Such packets are forwarded to the destination without further processing allowing the end-systems to discover that the operation failed. $R$ is the reflector bit, ESP routers forward packets with the reflector bit set without processing them [8].

CID - Computation ID, is a demultiplexing key: different packets that need to access the same state must have the same CID. The $O P$ field identifies the ESP macro instruction to be performed, LEN field indicates the length of the ESP packet, VAR. FIELD carries the opcode specific operands and CRC field carries the Cyclic Redundancy Check code for the entire ESP packet.

### 2.4 Macro Instructions of ESP

Network macro instructions are the second building block of the ESP service. Each node in the network supports a predefined set of ESP instructions that can be invoked by ESP packets to operate on the ESS. Each ESP macro instruction takes zero or more operands, where each operand is one of the following types:

- a value stored in the local ESS (i.e. identified by a tag carried in the ESP packet)
- an 'immediate value' (i.e. one carried directly in the packet)
- a well known router value (i.e. the node's address)
- an associative or commutative operator (e.g., $<,>=$, etc)

Each ESP packet initiates exactly one network macro instruction and all macro instructions are carried out locally in the node, may update the state and/or the immediate values in the packet and after completion of execution, the packet that initiated it is either dropped or forwarded towards its original destination. A network macro (high-level language) instruction is implemented by a program comprised of micro (assembly language level) instructions. Macro instructions are combined and executed to implement emerging end-to-end application services. The defined macro instructions [8] are explained as follows:

## COUNT:

The COUNT instruction takes two operands (carried in the ESP packet), a tag identifying a 'Count (pkt.count)' value in the ESS and an immediate value 'Threshold'. This instruction increments or initializes a counter and forwards or drops the packet, according to whether the resulting value is below or above a threshold value. It is used for counting packets passing through the router. The Ephemeral State Store (ESS) contains a number of (tag, value) pairs. The Ephemeral part of the ESS is that a value bound to a tag is active only for a particular period of time ' $\tau$ '. In this operation, if the specified tag in the packet is not currently bound, (i.e.) if there is no such tag found, a location is created for that tag in ESS, the value associated with it is set to ' 1 ' initializing it to be the first packet passing through the node. Otherwise if the tag is found, the value associated with it is incremented by one. If the resultant value reaches the 'Threshold' value, subsequent COUNT packets will increment the counter but will not be forwarded.

This operation was devised based on networking applications such as Finding Path Intersection and Aggregating Multicast receiver feedback. The basis of this operation is to determine the number of members of a particular group and is useful for counting the number of children (nodes) sending packets through a node. COUNT is often used as a 'setup' message for subsequent collection messages. The values set in the ESS based on this packet allow later packets to retrieve useful information in performing network applications. For example, in Finding a Path Intersection the COUNT operation is the first step. The basic idea here is to count the number of router nodes in a particular path. If an ESPR module in a router receives a packet with COUNT operation, this router
is observed to be in that path and a 'setup' message is set in that node by creating a (tag, value) pair in ESS. If a tag is not found, a location for this tag is created and the associated value is set to ' 1 ' to initiate a 'setup' message. Based on the appropriate 'Threshold' value the resultant packet is forwarded or dropped to avoid implosion. Figure 2.3 shows the macro level description of the COUNT operation.

```
\mp@subsup{t}{0}{}}\longleftarrow\mathrm{ - get (pkt.count);
if (t, != ) { put (pkt.count, to+1); }
if (t, != ) { put (pkt.count,
if (tse{put (pkt.count, 1); }
```

else drop;

Figure 2.3. COUNT Operation
The macro level COUNT operation of Figure 2.3. can be explained on a line-byline basis as follows.
Line 1: The value corresponding to tag-count in the packet is retrieved to a register $\mathbf{t}_{0}$.
Line 2: The value is checked for its availability in ESS. ' $\perp$ ' indicates lifetime expiry of this value. If a value is found in ESS and its lifetime has not expired, it is incremented and then placed in the ESS binding it to the corresponding tag-count.
Line 3: If a value is not found in ESS, a location is created for this tag-count in ESS with a value of 1 -meaning counting the initial packet.
Line 4: If the resultant value is less than or equal to the threshold value carried in packet, the packet is forwarded.
Line 5: Else the packet is discarded.

## COMPARE:

The COMPARE instruction carries three operands (carried in the ESP packet), a tag ' $V$ ' identifying the value of interest in the ESS, an immediate value ' $p k t$.value' that carries the 'best' value found so far, and an immediate value ' $<o p>$ ' used to select a comparison operator to apply (e.g., min, max, etc). The COMPARE instruction tests whether the tag ' $V$ ' has an associated value in the ESS within its lifetime and tests whether the relation specified by $<o p>$ holds between the value carried in the packet and the value in the ESS. If so, the value from the packet replaces the value in the ESS, and the packet is forwarded. If not, the packet is silently dropped. The COMPARE instruction
can be used in a variety of ways but is particularly useful in situations where only packets containing the highest or lowest value seen by the node so far are allowed to continue on. This operation is mainly used as a second step in Finding Path Intersection after a COUNT operation. Figure 2.4 shows a macro level description of the COMPARE operation.

$$
\begin{aligned}
& \mathrm{t}_{0} \longleftarrow \text { get (pkt.v); } \\
& \text { if }\left(\mathrm{t}_{0}=\perp\right) \\
& \begin{array}{l}
\text { put (pkt.v, pkt.value); ; } \\
\text { forward; }\} \\
\text { else } \\
\text { if }\left(\mathrm{t}_{0}<\right.\text { op> pkt.value) } \\
\text { put (pkt.v, pkt.value); } \\
\text { forward; }\} \\
\text { else } \\
\text { drop; }
\end{array}
\end{aligned}
$$

## Figure 2.4. COMPARE Operation

Below is a line-by-line description of the macro level COMPARE operation of Figure 2.4.

Line 1: The value corresponding to tag-v in the packet is retrieved to a register $\mathbf{t}_{0}$.
Line 2\&6: The value is checked for its availability in ESS, its lifetime expiry and it is also checked whether the relation specified by $\langle o p\rangle$ holds between this value and the value carried in the packet.
Line 3\&7: If so, the value from the packet replaces the value in the ESS
Line 4\&8: The resultant packet is forwarded.
Line 10: If not, the packet is dropped.

## COLLECT

The COLLECT macro instruction carries four operands (carried in the ESP packet), a tag identifying the 'Count' value in the ESS, a tag identifying a 'Value' in the ESS to perform an associative or commutative operation on, an immediate value 'pkt.data', which carries the resultant value from the operation performed from child nodes and an immediate value ' $\langle o p>$ ' that indicates the actual operator to be applied.

The COLLECT macro operation is used by a network node to compute an associative or commutative operation on values sent back by its children nodes. If register
$\mathbf{t}_{0}$ contains the count for the number of children nodes, each COLLECT packet from a child node is applied to the node's current result and $\mathbf{t}_{0}$ is decremented. The parent node holds the current result, which is obtained by performing associative or commutative operations on values sent by its children nodes. After all children have reported their value, the computed result is forwarded to the next hop. Figure 2.5 illustrates the macro level description of the COLLECT operation.

This operation is mainly used in aggregating receiver feedback, for example, loss rate corresponding to a group. After obtaining information back on the number of children in a group from the COUNT operation, this operation is performed on values sent by the children and on corresponding conditions in this operation. This macro operation allows particular feedback information such as loss rate to be determined.

```
\mp@subsup{t}{0}{}}\leftarrow~\mathrm{ get (pkt.count);
if (\mp@subsup{t}{0}{}!=\perp){
    t
    if (t, != |){
        t
    else {\mp@subsup{t}{1}{}\longleftarrow~\mathrm{ pkt.data;}}
    put (pkt.value, t
    \mp@subsup{\textrm{t}}{0}{}}
    if (\mp@subsup{t}{0}{}==0){pkt.data := t, forward;
    else {drop; }
} else abort;
Figure 2.5. COLLECT Operation
```

Below is a line-by-line description of the macro level COLLECT operation of Figure 2.5.
Line 1: The value corresponding to tag-count in the packet is retrieved to a register $\mathbf{t}_{0}$.
Line 2: The value is checked for its availability in ESS. ' $\perp$ ' indicates lifetime expiry of this value. If the corresponding tag with value is found, it indicates the number of children nodes in a particular group. If there is no such tag found, Line 12 is performed. Line 3: The value corresponding to tag-value in the packet is retrieved to a register $\mathbf{t}_{\mathbf{1}}$. It corresponds to a value sent by a child node.
Line 4: The value is checked for its availability in ESS. ' $\perp$ ' indicates lifetime expiry of this value.

Line 5: If the corresponding tag with value is found, then an associative or commutative operation indicated by <op> (a micro opcode carried in the packet) is performed on this value and the value (pkt.data) carried in the packet, and the result is placed in $\mathrm{t}_{1}$
Line 6: If no such tag with value is found, then the value (pkt.data) carried in the packet is placed in $\mathbf{t}_{\mathbf{1}}$.
Line 7: The resultant value in $\mathbf{t}_{1}$ is written into ESS with its associated tag-value.
Line 8\&9: After performing the operation on one child node, the number of children nodes is decremented by one and this new value is placed in ESS with its associated tagcount.

Line 10: It is now checked to see whether the number of children nodes is zero, (i.e.) whether the operation is completed on all children nodes. If there is no child left, then the final result from $\mathbf{t}_{1}$ is placed in the packet and the resultant packet is forwarded.

Line 11: But if there are some children left, the packet is dropped.
Line 12: This line indicates an abort statement if the parent node doesn't have the count on number of children. It sets a corresponding ' $E$ ' bit to ' 1 ' and ' $L O C$ ' bits to zero in the 'FLAGS' part of the packet and forwards the packet to the next node.

## RCHLD:

The RCHLD macro instruction carries four operands (carried in the ESP packet), a tag specifying the Identifier Bitmap 'tagb' and an immediate identifier value 'idval', a tag ' $C$ ' identifying count of forwarded packets and an immediate threshold 'thresh'. The RCHLD macro instruction is similar to the COUNT macro instruction except that it also records the identifiers in packets received from its children. For example, tree-structured [8] computations for collecting information from the group members can be carried out in two phases:

- The first phase corresponds to a RCHLD instruction, which uses ESP to record the identifiers.
- The second phase corresponds to the RCOLLECT instruction (which will be described next), in which the group members send their identifier values up the
destination) and each node uses RCOLLECT to compute and forward the result only after having heard from every child.
Each group member sends the RCHLD instruction towards the root; this instruction causes the interior node or the immediate parent node to receive packets carrying this instruction from each of its children. For some useful computational applications [8], it is useful to determine whether a packet comes from a child that has not been heard from previously. To accomplish this, Bloom Filters $[8,9]$ are used to determine a random bit sized identifier for each node called bitmap identifier. Figure 2.6 illustrates the macro level description of the RCHLD operation.


Figure 2.6. RCHLD Operation
Below is a line-by-line description of the macro level RCHLD operation of Figure 2.6.

Line 1: The value corresponding to tag-tagb in the packet is retrieved to a register $\mathbf{t}_{0}$. Line 2: The value is checked for its availability in ESS. ' $\perp$ ' indicates lifetime expiry of this value. If the corresponding tag with value is found, indicating the bitmap identifier(s) of the other children nodes for an immediate parent, the immediate value carried in the packet is bit wise ORed with the value found in ESS meaning the bit corresponding to the bitmap identifier of the current child is turned on and is also included (added) as children for the immediate parent.
Line 3: If its not found, the value is set to ' 0 '
Line 4: The resulting new value is written into ESS.
Line 5: The value corresponding to tag-C in the packet is retrieved to a register $\mathbf{t}_{\mathbf{1}}$.

Line 6: The value is checked for its availability in ESS. ' $\perp$ ' indicates lifetime expiry of this value. If a value is found in ESS and its lifetime has not expired, it is incremented and then placed in ESS binding it to the corresponding tag-count.
Line 7: If a value is not found in ESS, a location is created for this tag-count in ESS with a value of 0 .
Line $8,9 \& 10$ : If the resultant value is less than or equal to the threshold value carried in packet, the current node's bitmap identifier value is written into the packet, and the resultant packet is forwarded.

Line 5: Else the packet is discarded

## RCOLLECT:

In addition to 'Value', 'pkt.data' and '<op>' operands carried in COLLECT packet, the RCOLLECT macro instruction carries four more operands in the packet: a tag 'tagbl' identifying the bloom filter used in the previous RCHLD instruction, a tag 'tagb2' identifying another bitmap for detecting duplicates, a tag ' $D$ ' for identifying the count of packets forwarded and an immediate threshold value 'thresh' to control the number of duplicated transmissions.

This instruction is used as a second phase after the RCHLD macro instruction for tree-structured computations. The main difference between COLLECT and RCOLLECT is that in RCOLLECT the condition for forwarding is when the two Bloom filters match, rather than when the count is zero. This packet is sent after a short delay to allow phase one packets to be processed. As each packet arrives, the bit corresponding to its bitmap identifier is set in the second bitmap, and the value is added into the existing binding. If the resulting bitmap is equal to the one from the first phase, it means that all children identified in the first phase have been heard from. In that case the accumulated value is written into the packet, the bitmap identifier in the packet is replaced with that node's identifier, and the packet is forwarded. Otherwise, the packet is discarded. Figure 2.7 illustrates the macro level description of RCOLLECT operation.
$\mathrm{t}_{1} \longleftarrow$ get (pkt.tagb2)
if $\left(\mathrm{t}_{1}!=\perp\right)$ \{ $\mathrm{t}_{1} \longleftarrow \mathrm{t}_{1}$ <AND> pkt.idval; ;
if $\left(\mathrm{t}_{1}!=\right.$ pkt.idval) $\left\{\begin{array}{l}\left.\mathrm{t}_{1} \leftarrow \mathrm{t}_{1}<\mathrm{OR}>\text { pkt.idval; } ;\right\}\end{array}\right.$
put (pkt.tagb2, $\mathrm{t}_{1}$ );
$\mathbf{t}_{2} \longleftarrow$ get (pkt.value);
if $\left(t_{2}!=\perp\right)\{$
Is $\left\{\mathrm{t}_{2} \longleftarrow \mathrm{t}_{2}<\mathrm{pp}>\right.$ pkt.data; ;
else $\left\{\mathrm{t}_{2} \longleftarrow\right.$ pkt.d
if $\left(\mathrm{t}_{0}==\mathrm{t}_{1}\right)$ \{
if $\left(\mathbf{t}_{3}!=\perp\right)$
get (pkt.D);
put $\left.\left(p k t . D, t_{3}+1\right) ;\right\}$
else \{ put (pkt.D, 0 ); \}
if ( $\mathbf{t}_{3}<=$ thresh $)$
\{pkt.value := $\mathrm{t}_{2}$;
pkt.idval:= node's identifier value;
forward; \}
else \{drop; \}
else \{drop; \}
else \{abort; \}
Figure 2.7. RCOLLECT Operation

Below is a line-by-line description of the macro level RCOLLECT operation of Figure 2.7.
Line 1: The value corresponding to tag-tagb1 in the packet is retrieved to a register $\mathbf{t}_{0}$.
Line 2: The value is checked for its availability in ESS. ' $\perp$ ' indicates lifetime expiry of this value. If the corresponding tag with value is found indicating the identifier bitmap(s) obtained from previous phase one (RCHLD) operations, described in Line 3 - Line 22 are executed. If there is no such tag found, Line 23 is performed.
Line 3: The value corresponding to tag-tagb2 in the packet is retrieved to a register $\mathbf{t}_{1}$.
Line 4\&5: The value is checked for its availability in ESS. ' $\perp$ ' indicates lifetime expiry of this value. If the corresponding tag with value is found, indicating the bitmap identifier(s) of the other children nodes for an immediate parent, the value is added to the existing value, and if the value is not found, its set to ' 0 '.

Line 6: Then it is checked whether the resulting value is equal to the one carried in the packet, if its not equal, the immediate value carried in packet is bit wise ORed with the
value found in ESS meaning the bit corresponding to the bitmap identifier of the current child is turned on and is also included (added) as children for the immediate parent
Line 7: The resulting new value is written into ESS
Line 8: The value corresponding to tag-value in the packet is retrieved to a register $\mathbf{t}_{2}$. It corresponds to a value sent by a child node.
Line 9: The value is checked for its availability in ESS. ' $\perp$ ' indicates lifetime expiry of this value.

Line 10: If the corresponding tag with value is found, then an associative or commutative operation indicated by <op> (a micro opcode carried in the packet) is performed on this value and the value (pkt.data) carried in the packet, and the result is placed in $\mathbf{t}_{2}$.
Line 11: If no such tag with value is found, then the value (pkt.data) carried in the packet is placed in $\mathbf{t}_{2}$.
Line 12: The resultant value in $\mathbf{t}_{2}$ is written into ESS with its associated tag-value.
Line 13: The bitmap identifiers are compared for equality to check whether the values from all children nodes have been heard and to forward the packet.

Line 14: If they are equal then, the value corresponding to tag-D in the packet is retrieved to a register $\mathbf{t}_{3}$ to have the count of packets.
Line 15: The value is checked for its availability in ESS. ' $\perp$ ' indicates lifetime expiry of this value. If a value is found in ESS and its lifetime has not expired, it is incremented and then placed in ESS binding it to the corresponding tag-D indicating that this packet is counted.
Line 16: If a value is not found in ESS, a location is created for this tag-count in ESS with a value of 0 starting to count the packets.
Line 17, 18, 19\&20: If the resultant value is less than or equal to the threshold value (for the maximum number of packets) carried in packet, the resultant value in $\mathbf{t}_{2}$ is placed in the output packet's 'pkt.value' field, current node's bitmap identifier value is placed in pkt.idval' field and the resultant packet is forwarded.
Line 21: Else the packet is discarded.
Line 22: If the bitmap identifiers do not match meaning there's still some child nodes to hear from, then the packet is silently dropped.

### 2.5 Example End-to-End Applications using ESP

End systems utilize ESP to perform various applications. Many applications can be constructed using two-step network macro instructions. For example, in Finding Path Intersection as shown in Figure 2.8, the first step utilizes the COUNT macro instruction in determining the number of nodes along the path and defining a state in each node's ESS as it travels. The next step, the COMPARE instruction, examines the value left by the previous COUNT instruction and determines the nearest intersection node along the path.

COUNT Packet to A


## Figure 2.8. Finding Path Intersection

Another example is in Aggregating Multicast Receiver Feedback in which first the number of children maintaining a state are counted and then some operation is performed on the values collected to deliver some useful information like maximum loss rate etc., ESP facilitates such operations without the risk of implosion (see Figure 2.9). These computations are viewed as tree structured computations by ESP and are generally carried out in two phases.

In the first phase each group member sends an RCHLD macro-instruction towards the root; this instruction causes the interior node or the immediate parent node to receive packets carrying this instruction from each of its children and records their identifiers (Figure 2.9a). The identifiers are helpful in determining whether the parent has heard from all children nodes, and this information is useful in some specific applications
[8,26]. After a short delay (for processing RCHLD packets), phase two RCOLLECT packets are sent towards the destination root (Figure 2.9b). The parent node receives packets from each of its children one by one, and sets the bit corresponding to its bitmap identifier in the second bitmap, and the value carried in the packet is added to the existing binding in ESS. If the resulting bitmap is equal to the one from the first phase, it means that the parent has heard from all its children and the accumulated value is written into the packet, the bitmap identifier in the packet is replaced with that node's identifier, and the packet is forwarded. Otherwise, the packet is discarded.


Figure 2.9a. Phase 1 ( RCHLD Packet to Root Node)


Figure 2.9b. Phase 2 ( RCOLLECT Packet to Root Node)

## Figure 2.9. Reducing Implosion using TwoPhase Tree Structured Computations

Various other applications may be implemented such as thinning group feedback within a network allowing prevention of the implosion problem [10], simple distributed computations requiring data gathering across the network, identifying network topology information [8] and network bottleneck identification [2].

### 2.6 Prologue to Ephemeral State Processor (ESPR)

It is envisioned that a special purpose programmable processor architecture can be developed which will allow ESP to be programmed into programmable logic within network level routers to support functional applications. This architecture can be described in a hardware descriptive language (HDL) and then simulated using an appropriate simulator for its first level of architectural functionality validation. Final architectural functionality, design correctness and performance can be verified by implementing the design in a Field Programmable Gate Array (FPGA) chip through virtual prototype implementation and testing.

Beyond correct operational functionality, other high priorities for the development of the ESPR will be to focus on obtaining high performance processing of ESP packets as stated above and to enhance efficient resource utilization within a FPGA chip where it may be implemented. Fundamental needed functionality of the ESPR architecture and a highest-level organization can be developed from the defined macro level instruction set. Micro level instructions and a detailed implementing ESPR architecture can then be developed to implement the presented macro level instructions. Keeping the ESP requirements (described above) in mind, it is envisioned to design a version of the ESPR to process packets at or near line speeds of 100 Mbps . Depending on the network macro instructions, the highest performance architectural design of ESPR (ESPR.V2) is being aimed to process packets in the order of millions of packets per second to meet future line speeds.

## Chapter Three

## Ephemeral State Processor (ESPR)

This chapter discusses the characterization and requirements needed for designing an Ephemeral State Processor (ESPR), highest level functional organization and its basic micro instruction set formats and types. Finally, it also presents the equivalent micro instruction implementation of the already defined high level macro instructions.

### 3.1 ESPR Requirements Summary

Based on the given ESP mechanism, to be implemented into Programmable Logic Device (PLD) technology, the basic processor building blocks and processor characteristics/requirements of ESP service can be given as,

- An Ephemeral State Store (ESS) is needed
- Compatibility with the ESP protocol and packet format is required.
- Must support a predefined set of network macro-instructions.
- Develop an ESP architecture that has an upgrade path and can be performance boosted via systematic steps (such as deeper pipelining of a pipelined architecture, move from issuing one instruction per-clock-cycle to two instructions per-clock-cycle, instantiation of multiple copies of the basic ESPR architecture to a single PLD platform in a network node resulting in a multiprocessor configuration).
- Support an in-field upgrade path (e.g., via a software upload)

Following the above ESP requirements, the ESP processor requires a reduced latency ESS, which is designed as an associative memory to store ephemeral (tag, value) pairs. A packet storage unit is required to store and send packets to the output, and a way of indicating the state of this packet to the next node in the path is done using a "code register". The third requirement of being able to implement the network macroinstructions in the node requires development of a set of micro-instructions, supporting high-level architectural configuration and the Instruction Set Architecture (ISA) which will be used to implement ESP macro-instructions.

Requirements/characteristics of the ISA of an ESPR can be high-lighted as follows:

- The number of micro-instructions should be minimized in support of the concept of "lightweight" ESP.
- The number of instruction formats should be minimized.
- All instructions should be of the same length allowing simplification of the architecture.
- A minimum number of addressing modes should be utilized within the instructions.
- Most data to be processed is in 64-bit format.
- The architecture should offer high performance but yet it should be kept simple (pipelined initial version issuing one instruction per-clock-cycle in the spirit of being "lightweight").
- The ESS should be integrated into the ESPR pipelined architecture in a manner to hide latency.


### 3.2 Highest Level Functional Organization of ESPR

Based on the previously-presented macro instructions of ESP, an initial ESPR functional organization can be developed as follows. The required functional units of an ESPR will be the ESS, Instruction Memory, Packet Storage RAM, Macro and Micro Controllers, Register blocks and basic processor modules. A high level view of an ESPR illustrating its main functional units is shown in Figure 3.1. Primary inputs and outputs of the system are also shown.

The overall operation of the ESPR within a network node will be as follows. The distinction between an ESP packet and other packets is carried out by external logic inside the router and the ESPR sees only the ESP packets. When ESP is activated, the Packet RAM in ESPR receives the ESP Packet and the Macro Controller decodes the macro opcode in the packet to point to a sequence of micro level instructions held in the Micro Instruction Memory, which must be executed to implement the incoming macro instruction. The remaining ESPR functional modules implement the sequence of micro instructions required to implement a macro operation.


## Figure. 3.1. Functional Units of the ESPR system

Thus, the ESPR processes an incoming packet and the resultant packet is either forwarded or dropped. Primary outputs of the ESPR are the resultant Output Packet if it is forwarded and the resultant Output Code for either DROP, FORWARD or ABORT. The 8-bit Output Code Register (OCR) generates Output Code for the corresponding
instructions of FORWARD, ABORT or DROP to the indicate status of the current packet to the next available ESP capable router.

An ESPR_ON starts the ESPR and a main Reset input helps to reset the entire ESPR system. A Configuration Input (CFG_in) provides the Internet Protocol (IP) address of the current node and is loaded to the Configuration Register (R2), and a Bitmap Input gives the Bloom filter bitmap identifier value of the current node and is placed in Bitmap Register (R3). The entire ESP packet is sent to Packet RAM in ESPR in 32-bit blocks and is output in 32-bit blocks. An Input Packet RAM can be placed off chip to buffer the input packets and an Output Packet RAM can also be placed off the ESPR chip to test the output packets. Maximum length of an ESP packet is 512-bytes (4096 bits) and the Packet RAM can receive up to 128 blocks.

A typical ESP packet format is shown in Figure 2.1 and Figure 2.2. The Flags field (8-bits) has 'LOC' (3-bits), E (Error - 1 bit), R (Reflector - 1 bit) and 3 unused bits reserved for future use. In some cases, as one of the normal outcomes of packet processing, the packet needs to be prevented from being processed any further on the way to their destination. To accomplish this, the LOC bits are set to ' 0 ' and the packet is simply forwarded to the destination. In some cases, to indicate an error encountered in packet processing, the E bit is set to ' 1 ' in the processed packets to indicate that error to downstream routers to keep the packet from further processing.

An ESP packet is retrieved into the Packet RAM (PR) of the ESPR of Figure 3.1, as 32 bit blocks from Input Packet RAM (IPRAM) placed off the ESPR chip and the output processed ESP packet is given to Output Packet RAM (OPRAM). This is shown, focusing on the involved functional units, in Figure 3.2.


Figure 3.2. Packet Processing in Packet RAM of ESPR

When ESPR is switched on, it is ready to receive and process packets, and then the PR (Packet RAM) in ESPR waits until the IDV (Input Data Valid) signal goes high from IPRAM. When IPRAM is ready to send packet blocks, it asserts the IDV signal high and places 32 bit packet blocks onto the 32-bit Packet Block bus. The IDV signal should remain high for at least 2 blocks and the PR starts receiving packet blocks. The ACK_in (Acknowledge input) signal goes high for every packet block indicating proper receipt of a packet block. When the end of a packet is reached, the IPRAM sends the EOP_in signal with the CRC value for the entire packet.

Similarly, when OPRAM is ready to receive a processed ESP packet, it sends the OPRAMready (Output RAM ready) signal to PR. Then the PR sends the address and 32bit blocks to OPRAM. The PR sends packet blocks to OPRAM till the length of the entire packet is reached and then sends the EOP_out (End of Packet output) signal to indicate the end of the ESP packet. Then the PRready signal goes high to indicate that the PR is ready to receive the next packet. This packet processing module also has a 64 -bit input (not shown here) from a multiplexer so it may choose between the values from registers or different pipeline stages of ESPR when executing the STPR (Store To Packet RAM) micro instruction. It also has a 64-bit output (not shown here) to the register blocks for the LFPR (Load From Packet RAM) micro instruction, which is explained later in the description of the pipelined ESPR architecture.

### 3.3 Micro Instruction Format, Types, Architecture and Definition

In this section the goals, objectives and approach in designing a basic micro instruction set architecture on basis of the defined macro instructions are discussed. It also covers different instruction types (classes) of micro instructions and their basic instruction format. These micro instructions allow one to implement the previously presented macro instructions.

A high priority goal and objective of this instruction set architecture design is to have an instruction set which will lead to high performance and low cost/complexity of the ESPR system. This leads to the design of an Instruction set that has fixed length instructions, a minimum number of formats and classes. It provides the ESPR with a potential for easy decoding and implementation of the instructions and with less time in
decoding and implementation, potentially leading to a high performance and low cost/complexity system.

The use of a 64-bit width for the micro instructions is addressed as follows. The 'Branch' type instructions are identified to use the most number of bits (32) in their instruction format for implementation of the existing ESP macro instructions. The micro instruction sequences required to represent the above presented macro instructions exceed 256 address locations in memory and so a convenient number (16-bit) is used to represent the instruction memory address locations. Considering the evolving growth of ESP and the future possibility of arising additional complicated macro instructions, the micro instruction width was felt to be best set at 64-bits. Also, to achieve the goal of designing a lightweight ESPR, to avoid complexities like register renaming etc., in the design of future ESPR versions and to support the growth of micro opcode and register file(s) size, 64-bit instructions will be supported by the ESPR.

### 3.3.1. Micro Instruction Format

The basic instruction format for all micro instructions will be as shown in the following Figure 3.3 with the individual field definitions given in Figure 3.4.


## Figure 3.3. Micro Instruction Format

The opcode specifies the micro operation. Some of the defined macro instructions require arithmetic, associative and commutative operations that are performed in these micro instructions using operands specified by RS1 and RS2 and the result is written into RD. T and V fields indicate whether TR and VR is used either as a source or destination. The W field specifies the general-purpose register write which indicates that the instruction uses destination register operand RD. The AIO and SHAMT fields are also sometimes required in these operations. ESS is accessed using the fields TR and VR. LMOR is set to ' 1 ' when the ESPR encounters an operator <op> in the COMPARE, COLLECT or RCOLLECT macro instruction.

OP - Opcode (6 bits)
RD -Register Destination ( 5 bits)
RS 1 -Register Source 1 ( 5 bits)
RS2 -Register Source 2 ( 5 bits)
TR - Tag Register ( 5 bits)
T - Tag Register Source or Destination (1 bit)
0 - Source, 1 - Destination
VR - Value Register (5 bits)
V - Value Register Source or Destination (1 bit)
0 - Source, 1 - Destination
U - Unused
W - General Purpose Register Write (1 bit)
L - LMOR (Load Micro Opcode Register) (1 bit)
S - Sign bit used in Immediate Type Instructions to denote the sign
of the immediate value.
AIO - Address, Immediate, Offset [Address, Immediate Value and Offset (16 bits)] SHAMT - Shift Amount (6 bits)

## Figure 3.4. Field Definitions

### 3.3.2. Micro Instruction Types (Classes)

The basic micro instruction types (classes) are designed based on fundamental micro operations required to implement the macro instructions and are developed to implement the macro operations correctly and completely. A description of the instruction types and their functionality is as follows. Detailed descriptions and formats of individual micro instructions are described in Appendix A.

### 3.3.2.1.ALU / SHIFT Type Instructions

The necessity of this type of instruction arises from the COLLECT macro operation, which needs associative and commutative operations. Other macro instructions also need increment and decrement operations. The instructions under this type are, ADD, SUB, INCR, DECR, OR, AND, EXOR, COMP, SHL, SHR, ROL and ROR. The instruction format for this type of instruction is shown in the following Figure 3.5.

### 3.3.2.2.Immediate Type Instruction

The one instruction of this type is MOVI. It loads immediate values into registers and its format and definition is as shown in the following Figure 3.6.


Figure 3.5. ALU/SHIFT Type Instruction Format and Definition


Figure 3.6. Immediate Type Instruction Format and Definition

### 3.3.2.3.Branch / Jump Type Instructions

These instructions check conditions and conditionally execute instructions based on the checked conditions. All macro instructions involve checking conditions based on high-level language constructs such as IF...ELSE. These micro instructions perform similar functions at a lower level. The instructions of this type are BRNE, BREQ, BRGE, BLT, BNEZ, BEQZ, JMP and RET. Figure 3.7 shows the format and definition.


| Instruction | Operation | Description |
| :---: | :---: | :---: |
| BRNE | Branch on NOT Equal | Branches to a different location specified by 16 -bit Address on inequality of two operand values |
| BREQ | Branch on Equal | Branches to a different location specified by 16 -bit Address on equality of two operand values |
| BRGE | Branch on Greater or Equal | Branches to a different location specified by 16 -bit Address on greater than or equality of two operand values |
| BLT | Branch on Less Than | Branches to a different location specified by 16 -bit Address on comparison of less than operation of two operand values |
| BNEZ | Branch on NOT Equal to Zero | Branches to a different location specified by 16 -bit Address, if the operand value is not equal to zero |
| BEQZ | Branch on Equal to Zero | Branches to a different location specified by 16 -bit Address, if the operand value is equal to zero |
| JMP | Jump | Jumps to a location specified by 16-bit Address |
| RET | Return | Returns from a location to the normal PC value |

## Figure 3.7. Branch/Jump Type Instruction Format and Definition

### 3.3.2.4.LFPR / STPR Type Instructions

LFPR (Load From Packet RAM) and STPR (Store To Packet RAM) instructions are mainly useful in retrieving/placing information from/to the packet to/from registers All macro operations require (tag, value) operands in the packet to be retrieved/placed from/to separate registers/Packet RAM. The retrieved values are used to perform local calculations and operations in modules of ESPR. These instructions are used to get/put tag or value from/to specific fields at a particular offset of the packet to/from local General Purpose, Tag or Value Registers (GPR/TR/VR). The instructions of this type are LFPR and STPR which have the format as shown below in Figure 3.8.


Instruction
LFPR

STPR

Operation
Load From Packet
RAM
Store To Packet
RAM

Description
Load value at a particular offse
from the packet to register Stores values to a particular offset in packet from a register

Figure 3.8. LFPR/STPR Type Instruction Format and Definition

### 3.3.2.5.GET / PUT Type Instructions

These instructions are directly equivalent to macro get/put instructions and are useful in detailed accessing of ESS. The GET instruction checks to see whether the specified tag exists in ESS, if so checks validity of the value and returns the value if found. The PUT instruction places the (tag, value) pair in ESS. The BGF and BPF instructions branch to a different location specified by Br.Addr on failure of GET and PUT operations respectively. Figure 3.9 shows the format and definition for GET and PUT instructions.


| Instruction | Operation | Description |  |
| :--- | :--- | :--- | :--- |
| GET | Get |  | Retrieves the value bound to a tag in ESS |
| PUT | Put | Places a (tag, value) pair in ESS <br> BGF | Branch on GET | | Branches to a different location |
| :--- |
| specified by 16-bit address on Failure of GET |
| operation |$\quad$| Branches to a different location |
| :--- |
| specified by 16-bit address on Failure of PUT |
| operation |

Figure 3.9. GET/PUT Type Instruction Format and Definition

### 3.3.2.6.Packet Related Instruction

The instructions of this type are IN, OUT, FWD, DROP, SETLOC, ABORT1 and ABORT2. These instructions are used to Input, Output, Forward or Drop a packet respectively and the ABORT instructions sets the LOC bits to zero and set/unset the E bit in the packet and then forwards the resultant packet. Its format and definition is shown in Figure 3.10 .


Figure 3.10. Packet Related Instruction Format and Definition

### 3.3.3. Further ESPR Architecture Definition

Based on the above-defined Instruction Types/Classes and their formats, additional specific functional units and components of an ESPR system required to complete the definition of its Instruction Set Architecture (ISA) can be defined as follows:

- The ESPR architecture will be Register / Register ( $R / R$ ), Reduced Instruction Set Computer (RISC) type architecture.
- 32 General purpose 64 bit registers (R0, R1 .....R31) - 28 available to Programmer (R4, R5......R31)
- Restricted registers
- R0 - loaded with ' $000 \ldots . . .0$,
- R1 - loaded with ' $000 \ldots . . .1$ '
- R2 - Configuration Register which holds the node's IP addres
- R3 - Bitmap Register which holds the current node's bitmap identifier value
- PR - Packet RAM to store Input Packets
- 32 - Sixty Four (64) bit Tag Registers (TR) and 32 - Sixty Four (64) bit Value Registers (VR) - 31 available to Programmer (TR1, TR2......R31), (VR1 VR2......VR31)
- TR0, VR0 - loaded with ' $000 \ldots . . .0$ '
- 8 bit Output Code Register (OCR) to indicate status of the packet in current node
- 0 - No status, 1 - FWD code, 2 - ABORT1, 3 - DROP, 4 - ABORT2
- 8 bit Flag Register (FLR). FLR consists of the bit pattern to set in flags field of the packet.
- 8-bit Micro Opcode Register (MOR) to store the micro opcode in packet (<op>) instructions particularly used in a defined 'COMPARE', 'COLLECT' and 'RCOLLECT' operation
- Associative Memory - Ephemeral State Store (ESS)
- 64 bit wide Instruction Memory addressed by 16-bit pointer (MAX - 2**16 locations)
- CRC block - To calculate Cyclic Redundancy Check (CRC) of the received packet and to place it back at the end of the packet in PR.
- 2-bit Condition Code Register (CCR) to indicate the Failure of GET and PUT operations in ESS.
- PC - Program Counter
- Macro Controller - Decodes the macro opcode and generates the equivalent micro code location address to PC.
- Micro Controller - Controls the ESPR system at the micro level by generating control signals
- 64 bit ALU and SHIFTER - used in the arithmetic and logical computations
- Decoders and Multiplexers.


### 3.4 Micro Instruction Implementation of ESP Macro Instructions

The previously presented five ESP macro instructions can now be implemented with sequences of the presented micro instructions which can be shown in the following figures - Figure 3.11 through Figure 3.15.

LFPR <Offset - 3> TR1
GET VR1, TR
BGF Addr1
INCR R4, V
INCR R4, VR1
MOV VR1, R4
PUT TR1, VR
BPF Addr2
Addr3: LFPR <Offset-5> R4
MOV R5, VR1
BGE R4, R5, Addr4
Addr1: MOV VR1, R0
PUT TR1, VR1
BPF Addr2 JMP Addr3
Addr2: ABORT2
Addr4: FWD
OUT

Figure 3.11. Equivalent Micro Instruction Sequence for 'COUNT'

LFPR <Offset - 3> TR1
GET VR1, TR1
LFPR <Offset-5> R5
BGF Addr1
MOV R4, VR1
LFPR <Offset - 7> MOR
NOP
R4 <OP> R5 Addr1
DROP
Addr1: MOV VR1, R5
PUT TR1, VR1
BPF Add
FWD
OUT
Addr2: ABORT2
OUT

## Figure 3.12. Equivalent Micro Instruction Sequence for 'COMPARE'

LFPR <Offset-3> TR
GET VR1, TR
BGFR <Offset - 7> TR
GET VR2, TR2
LFPR <Offset-5> R4
BGF Addr2
MOV R5, VR2
LFPR <Offset-9> MOR
NOP
VR2 $\longleftarrow \quad$ R5 <op> R4
JUMP Addr3
OUT
2. MOV VR2, R4

Addr3: PUT TR2, VR2
BPF Addr1
DECR R6, VR
MOV VR1, R6
PUT TR1, VR
BPF Addr1
BEQZ VR1, Addr
Addr4: STPR <Offset - 5> VR2
FWD

Figure 3.13. Equivalent Micro Instruction Sequence for 'COLLECT'

LFPR <Offset-3> TR2
GET VR2, TR
FFP <Offset-7> R8
MFPR <Offset-7
MOV R6, VR2
OR R7, R6, R8
OR R7, R6, R8
MOV VR2, R7
PUT TR2, VR2
BPF Addr2
Addr0: LFPR <Offset-5> TR1
GET VR1, TR1
BGF Addr1
INCR R4, VR1
MOV VR1, R4
UTT TR1,
Addr3: LFPR <Offset-9>R4
MOV R5, VR1
BGE R4, R5, Addr
DROP

Figure 3.14. Equivalent Micro Instruction Sequence for 'RCHLD'

Addr1: MOV VR1, R1 PUT TR1, VR BPF Addr2 JUMP Addr3 ABORT
Addr4: STPR <Offset - 7> R3 FWD FWD
OUT
Addr5: MOV VR2, R0 PUT TR2, VR2 JUMP Addr

Figure 3.14. Equivalent Micro Instruction Sequence for 'RCHLD' (continued)
LFPR <Offset-3> TR
GET VR1, TR
BGF Addr1
LFPR <Offset-5> TR
LFPR < Offset - B> BGF Addr2 MOV R5, VR2 BEQ R6, R4, Addr3
Addr4: OR R7, R5, R
MOV VR2, R7 PUT TR2, VR
Addr3: LFPR <Offset - 7> TR
GET VR3, TR3
GEPR <Offset
BGF Addr5
MOV R9, VR3
LFPR <Offset - F> MOR
LFPR
NOP
VR3
VR3 $\longleftarrow$ R8 <op> R9
JUMP Addr6
Addr2: MOV VR2, R0
MOV R5, VR2 BNEZ R4, Addr4 JUMP Addr3
Addr5: MOV VR3, R8
Addr5: PUT TR3, VR3
BPF Addr1
MOV R10, VR
MEO R10, R11, Addr7 DROP
Figure 3.15. Equivalent Micro Instruction Sequence for 'RCOLLECT'

```
Addr7: LFPR <Offset - 9> TR
    GET VR4,T
    BGF Addr8
    INCR R12,
    MOV VR4, R12
        PUT TR4,VR
    BPF Addr1
Addr10:LFPR <Offset - 10> R13
MOV R14, VR4
BGE R13, R14, Addr9
DROP
Addr8: MOV VR4, R0
PUT TR4, VR
BPF Add
JUMP Addr10
dr1: ABORT2
OUT
Addr9: STPR <Offset - B> R3
FWD
STPR <Offset - D> VR
OUT
```

Figure 3.15. Equivalent Micro Instruction Sequence for 'RCOLLECT' (continued)

The above presented micro instruction sequences for the five defined macro instructions utilize most of the Packet Related instructions, all of the GET / PUT type instructions, LFPR/STPR type instructions, most of the JUMP/BRANCH type instructions, some (INCR, DECR, OR, AND) of ALU/SHIFT type instructions and the MOV instruction. The rest of the ALU/SHIFT type instructions are included to be utilized in the COMPARE, COLLECT AND RCOLLECT macro instruction. The rest of the unused micro instructions are reserved for future macro instructions.

## Associative Ephemeral State Store (ESS)

A unique requirement of ESP is a temporal Ephemeral State Store (ESS) associative memory where values are bound to tag fields and a (tag, value) pair is active only for a given time period resulting in a reduced capacity store allowing a more light weight and scalable processing system. The ephemeral part of ESS is that the value corresponding to the tag is accessible only for a fixed amount of time and bindings disappear after the Expiration time, ' $\tau$ ' seconds. Packets leave useful information in the ESS after computations for later packets to retrieve which help in implementing various end-to-end network services. This Chapter discusses the detailed design of ESS and its individual components.

### 4.1 ESS Design

The ESS design is based on the method of combining some extra logic with a normal random access memory to create associative access. Each location is stored with a Value, Expiration time and a control bit (empty bit - E) for the associated logic. Tags are stored in separate storage space and are used to find whether the required value exists in the ESS. It supports two operations, GET and PUT.

- GET (x): Retrieves the value bound to tag $x$, if any.
- PUT (x, e): Bind the value e to the tag $x$.

Depending on the result of GET and PUT, the ESS gives way to support two more operations.

- BGF addr: Branch on GET Failed to address location indicated by 'addr'
- BPF addr: Branch on PUT Failed to address location indicated by 'addr'


## The functional blocks of ESS are

- Block Select Random Access Memory (RAM) used as Content Addressable Memory (CAM)
- Random Access Memory (RAM)
- Expiration time Calculating block
- Empty Location Calculating block
- ESS Controller

A functional level block diagram is shown in Figure 4.1. Primary Inputs to the ESS are TAG, VALUE and GET or PUT operation and the primary outputs are the value (for GET operation) and GET Failed (GF) or PUT Failed (PF) depending on the operation. The main operation of the ESS is as follows. The CAM is used as a storage space for tags and is used to find whether there is a match for the incoming tag. On a match it gives the address for the RAM where the values are stored with its respective expiration time. Depending on the match, values are accessed based on expiration time. The RAM also has a separate empty bit (E) to indicate which location in RAM is empty. This is helpful for the PUT operation when writing a new (tag, value) pair. The empty location-calculating block is used to determine the empty location in RAM and CAM to write a new value and tag based on the empty bits from RAM. A global clock register in the expiration time calculating block is used to check for validity of the (tag, value) pair by comparing its value with the expiration time field in the ESS. The ESS controller generates control signals to all the blocks depending on a GET or PUT operation. Components of ESS can be described as follows.

### 4.2 Content Addressable Memory (CAM)

A Content Addressable Memory is a storage array designed to quickly find the location of a particular stored value. By comparing the input against the data in memory, a CAM determines if an input value matches a value stored in the array. The basic core of a CAM has a storage location value and a comparator between the storage location value and the input data. The main advantage of a CAM is that its memory size is not limited by its address lines and can be easily expanded. It offers increased data search speed by finding a match and address in a single clock cycle [17].


Figure 4.1. Functional Block Diagram of ESS
CAM is used in the ESS design to check whether the (tag, value) pair resides in the ESS by comparing the incoming tag with the tags stored in it. To obtain efficient search of tags and for high performance GET and PUT operations, a Dual-Port Block Select RAM of Virtex FPGA devices will be used in the later presented experimental model of ESPR to operate as a CAM. As per the current design, the CAM is $32 \times 64$ (built using two $16 \times 64$ CAMs) and the depth can be increased if need be. It is built (width wise) using 8 basic $16 \times 8$ block RAM macros and the depth can also be increased in a similar manner by including more basic blocks. As the CAM output is a decoded address, the
depth is expandable without additional logic. Each CAM location has a single address bit output. When data is present at a particular address, the corresponding address line goes high and goes low when it is not present. The basic $16 \times 8$ CAM and $16 \times 64$ CAM for the ESS design is shown in Figure 4.2 and Figure 4.3 respectively.


Figure 4.2. 16x8 CAM Macro


Figure 4.3. 16X64 CAM using 8 16x8 CAMs

The unique Virtex block RAM approach is used to build the $16 \times 8$ CAM block. This methodology is based upon the true Dual-Port feature of the block Select RAM. Ports A and B can be configured independently, anywhere from 4096-word x1-bit to 256 -word x16-bit. Each port has separate clock inputs and control signals. The internal address mapping of the block Select RAM is the primary feature in designing a CAM in a true Dual-Port block RAM. Each port accesses the same set of 4096 memory locations using an addressing scheme dependent on the port width. This design technique configures port A as 4096 -word x 1 -bit wide and port B as 256 -word x 16 -bits wide. Each port contains independent control signals. Port A is the CAM write port, and port B is the CAM read or match port. Both the read and write CAM ports are fully synchronous and have dedicated clock and control signals.

### 4.2.1. Write Operation

The CAM write port inputs are an 8 -bit data bus (Data_Write) in Figure 4.2, an address bus (ADDR - four bits to address the 16 locations), control signals (ERASE_WRITE and WRITE_ENABLE) and the clock (CLK_WRITE). The 4-bit address bus selects a memory location. Writing new data into this location is equivalent to decoding the 8 -bit data into a 256 -bit 'one-hot' word and storing the 256 -bit word. The location of the 'one' is determined by the 'one-hot' decoded 8 -bit value. Port A, configured as $4096 \times 1$, has a 1-bit data input and a 12-bit address input. The data input is addressed to 'one' for a write and 'zero' for an erase, and the 8 -bit data plus the 4 -bit address is merged in a single 12-bit address input. With the 8 -bit data as MSB and 4-bit address as LSB, the resulting 12-bit address input decodes the 8 -bit data and selects one of the 16 memory locations simultaneously. The clock edge stores a 'one' or a 'zero' at the corresponding location depending on write or erase.

### 4.2.2. Read Operation

Port B of Figure 4.2 is configured as $16 \times 256$ and 8 -bit data (Data_Match) to be searched is connected as an 8 -bit address bus. Using the fact that a particular location corresponds to the decoded 8 -bit data, the matching operation is equivalent to searching 16 locations for specific 8 -bit data at the same time and port B generates the matches
concurrently. The MATCH SIGNAL is asserted high when a match occurs and the 16 -bit output is the decoded value. MATCH_ENABLE and MATCH_RST are the control signals for port B

The base $16 \times 64$ CAM for this ESS design ( $32 \times 64$ ) can be obtained by using eight 16x8 CAMs and extra AND gates. Eight $16 \times 8$ CAMs allow for a 64 -bit width, with the first 8 bits stored in CAM0, next 8 bits in CAM1 and so on. A match is found only if all 8 -bit locations match the specified incoming 64 -bit tag. An 8 -input AND gate for each CAM output signal provides the final decoded address. The 16 -bit MATCH output is then encoded to provide the 4-bit Address for ESS where value and expiration time are stored. Currently the ESS design has only 32 locations. This is a sufficient depth to validate the functionality and design of the ESS and to later experimentally validate the ESPR with the ESS included.
4.3 Random Access Memory (RAM) for Storage of Value, Expiration Time and

## Empty Bit

The RAM storage of Figure 4.1 is used to store value (64-bits), expiration time (8bits) and an empty bit (1-bit). The current design has 32 locations and the address bits come from the CAM and are used to store and retrieve value, expiration time and empty bit. The empty bit in all locations is set to ' 1 ' initially indicating the location is empty and is changed to ' 0 ' whenever the location is written with a value.

In case of creation of a new (tag, value) binding in the ESS, the 1-bit empty location value is checked for the availability of space in ESS rather than checking the already existing 8-bit expiration time values of all locations. Thus this compromising solution of an additional 1-bit space for each location in the ESS and an empty location check on these 1 -bit values are preferred over comparing the 8 -bit expiration time value of all locations with a value of zero. It also significantly reduces and replaces the logic overhead involved in having 8-bit comparators for each location of the ESS with a 1-bit value check on each location.

### 4.4 Expiration Time Calculating Block

This block is shown in Figure 4.1 and 4.4. A counter operating as a very low frequency clock functions as a global clock register (see Figure 4.4). Whenever a value is written (corresponding to any new Tag) to any location, expiration time is calculated by adding the global clock register value with the lifetime ' $\tau$ ' and it is written in the expiration time field in the RAM. The validity of the value in the RAM is checked by comparing whether the entry in the expiration time field is less than the global clock register value.

When 8 -bits are used to represent the expiration time values, there may be possibilities of 'wrap around' situations, in which case, the values may incorrectly be in the ESS for a longer time. As this is an initial functionality testing version of ESPR, 8 bits is used to represent the expiration time value to check the functionality of the expiration time calculating block where [8] suggests 10 -bit values are sufficient for the assumption of a 10 second lifetime and a 0.1 resolution clock. In order for correct functional operation of ESS in an experimental deployment, expiration time should be represented by a larger number of bits (e.g.: 10 bits or more) to avoid the possibility of 'wrap around' situations.


Figure 4.4. Expiration Time Calculating Block

### 4.5 Empty Location Calculating Block

This block (see Figure 4.1) is used to determine the new location to write value and expiration time in RAM and tag in CAM. The empty bits from RAM are input to this block and it determines the output address bits to write a new (tag, value) pair.

### 4.6 ESS Controller

Depending on the GET or PUT operations, the controller of Figure 4.1 generates control signals to all the blocks in ESS. The inputs to the controller are GET or PUT operation from the instruction decode stage of ESPR, the check empty signal from the empty location calculating block, the lifetime expired signal from the expiration time calculating block and the MATCH SIGNAL from the CAM. Two outputs are the control signals - GF (GET FAILED) or PF (PUT FAILED). WRITE ENABLE, ERASE_WRITE, MATCH_RST and MATCH_ENABLE are output control signals to the CAM, we (write enable) is a control signal to RAM and cnt (count) is a control signal to the Expiration time calculating block.

### 4.7 Operations Performed in ESS and Flowchart

The ESS operations - Flowchart shown in Figure 4.5 describes GET and PUT operation as will be described here and below.

### 4.7.1. GET Operation

The incoming tag from the tag register is given to the CAM to check for a match and for the availability of a value in the ESS. If a match occurs, the CAM asserts the MATCH SIGNAL high and gives the address to the RAM to get the value. The expiration time in that address is read out and given to the expiration time block to check the validity of the data. If the value is not expired, it is read out. If it is expired, a null value is returned and the controller gives a GF (GET FAILED) output indicating a GET failure. This location is then cleaned up, and the empty bit in that location is set to ' 1 ' indicating that the location is empty. If there is no match, a null value is returned and the controller generates a GF (GET FAILED) output indicating a GET failure.

### 4.7.2. PUT Operation

The incoming tag from the tag register is given to the CAM to check whether the (tag, value) binding already exists in the ESS. If a match occurs, the CAM asserts the MATCH SIGNAL high and gives the address to the RAM to get the value. The expiration time in that address is read out and given to the expiration time block to check
the validity of the data. If the value is not expired, a new value is written in that location and the empty bit is set to ' 0 '. If the value is expired, a new value is written, the empty bit is set to ' 0 ' and the expiration time is reset again in that location. If there is no match, the empty location-calculating block checks to find the empty location to write a new tag and value. If there is an empty location, the address of the new location is given to the CAM to write the tag and given to RAM to write a value, expiration time and the empty bit is set to ' 0 '. If there is no empty location, the controller generates a PF (PUT FAILED) output indicating a PUT failure. Whenever the PUT operation is completed successfully the empty bit of the location is reset to ' 0 ' indicating that the location is filled.

### 4.7.3. Branch on GET Failed (BGF) / Branch on PUT Failed (BPF) Operation

The BGF / BPF micro instructions branch to a 16-bit address specified in the instruction, on failure of GET / PUT respectively. These micro instructions are actually performed by the Branch Detection Unit of the ESPR depending on the result of ESS operations.

### 4.8 ESS Scalability, Size and Performance

The ESS organization, architecture and design is a key functional unit related to the performance and scalability of the ESP service. We now discuss the scalability and performance of the current ESS design. The main components of the ESS described above are CAM and RAM, and the scalability has to be defined in terms of these memories. The CAM and RAM memories described above can be implemented using core block RAM of PLD technology chips which the ESPR would be implemented to. The size of these memories can be expanded by adding the required core RAM on-chip, by adding the required bits in the existing design, without any change to the existing controller design.

Thus the presented design for ESS is scalable, dependent upon the capacity of block RAM memory available in PLD chips and the depth of ESS can be extended accordingly to that. Under this limitation the same organization, architecture and design for ESS can be used to implement ESS off chip. Therefore, an off-chip implementation of ESS is also scalable. The price paid here is a slight decrease in performance of ESS
because of the time required by the signals to travel through the additional circuitry in reconfigurable PLD chips.

The Current ESS design only has $32(32 \times 137)$ locations. This was sufficient to allow its functional validation. The same design can be expanded to a deeper ESS assuming sufficient on-chip core RAM. For ESPRs implemented to PLD technology, the core RAM determines the size and performance of ESS, and it can be tuned as necessary by the utilizing application by including additional block RAM in the design.


## Chapter Five

## Ephemeral State Processor Version 1 (ESPR.V1) Architecture

This chapter deals with the development of the Ephemeral State Processor Architecture - Version 1. Later in this thesis, to improve the performance needed, a second version of ESPR will be developed and tested. The chapter describes the overall system architecture design of ESPR including all connectivity between functional modules, and a performance improving pipelined version - ESPR.V1 with its micro controller design.

It is envisioned that the Ephemeral State Processor (ESPR) that performs ESP functions will be hardwired in the network layer of routers. It does processing on incoming packets and packet processing can occur before or after the routing lookup. The packets will come in through the input ports and be processed by the ESPR and passed out to the route lookup or output ports and forwarded to the next available ESP capable router

The incoming packet is stored in the Packet RAM and the ESPR Macro Controller decodes the macro opcode network instruction and generates the address of the first micro instruction that must be executed to implement the decoded macro instruction. The micro instruction memory (see Figure 3.1) is preloaded with the set of micro code sequences for corresponding network macro instructions. After a particular micro level program for a network instruction is initiated in memory, the Micro Controller takes over and generates control signals for all functional modules of the architecture as each micro level instruction executes. After the processing is over, according to instructions, the packet is either silently dropped or passed on to the next available ESP capable router. The pipelined architecture implements required processing of received packets.

This chapter also evaluates the requirements needed for the development of this processor and how they are met and a brief discussion of the general-purpose versus special-purpose approach for ESPR design is also presented. Finally an analytical performance model for ESPR is devised and presented.

The Micro Instruction Memory of the basic ESPR architecture shown in Figure 5.1 is preloaded with the micro code sequences for corresponding network macro instructions. The incoming packet is loaded into the Packet RAM (PR in Figure 5.1). The


Figure 5.1. Basic ESPR Architecture

Flag Register (FLR) is an 8-bit register which holds the corresponding bit patterns for the setting of 'LOC' and ' $E$ ' (Error) bits in the packet and it is always given to the Flag field in the first location of Packet RAM. The CRC-32 block calculates the Cyclic Redundancy Check code (CRC) using CRC-32 polynomial and places the resultant CRC code back in the packet. The Output Code Register (OCR) generates output code depending on whether the packet is Aborted, Forwarded or Dropped. The opcode field in the packet is given to the Macro Controller, which on decoding the opcode generates the required address to store in the PC of the micro instruction memory. This address corresponds to the address location in the Instruction Memory where the micro code sequences for a particular network macro instruction is stored. Register (REG) is used to hold the PC value which helps in the RET micro instruction.

After a particular micro code sequence is initiated in the instruction memory, every instruction is decoded and processed. The source and destination General Purpose Register (GPR) numbers are decoded from the micro instruction and values are loaded from/to the General Purpose Register (GPR) file for further computations. The Tag Register (TR), Value Register (VR) numbers are also decoded from the micro instruction and values are loaded from/to corresponding register files. The register write signal for the three register files is provided from the micro instruction and the register read signal for the register files is obtained from the micro controller.

Ephemeral State Store (ESS) performs the GET and PUT instructions of storing the (tag, value) pairs and the Lifetime calculation circuit calculates the expiration time for each (tag, value) pair. The Condition Code Register (CCR) stores the resultant GF (GET FAILED) and PF (PUT FAILED) bits from ESS. The micro instruction opcode is given to the Micro Controller, which decodes it and generates control signals for all functional units of the architecture. An 8-bit Micro Opcode Register (MOR) stores the micro opcode carried in the packet for COMPARE, COLLECT and RCOLLECT operations and is also given to the Micro Controller for decoding. The Load Micro Opcode Register (LMOR) control signal for this MOR is obtained from the micro instruction. The ALU and Shifter perform the arithmetic and logical computations and store the result back into registers. The ALU provides overflow, sign and zero status signals that are stored in a 3-bit status register. On an overflow exception, the PC is loaded with a specific address by which the
microcode sequence aborts and the processing stops. The SIGN EXTEND unit is used to extend the 16 -bit value to 64 -bit value which helps in the MOVI micro instruction.

The Macro level system flowchart in Appendix B shows the overall macro level operation of the ESPR of Figure 5.1. as packets arrive at the input and the appropriate macro level instruction is executed. Each step in the macro instruction flowchart corresponds to the execution of a micro instruction. The Micro level system flow charts in Appendix C and Appendix D represents the clock cycle by clock cycle operation of the micro instructions as they are fetched and executed. Each rectangular function block of the micro level system flow chart contains a Register Transfer Level (RTL) description of the micro operations executed during the clock cycle associated with the function block. The first two function blocks common to all micro instructions represents the instruction fetching and each micro operation(s) in each block represent activation of corresponding functional modules in the architecture for every clock cycle. After the instruction is fetched each instruction is decoded and executed separately. The ESPR architecture and system flow charts are developed concurrently.

### 5.2 Four Stage Pipelined Architecture (ESPR.V1)

To improve the performance of the ESPR by increasing the processing speed, the basic ESPR architecture of Figure 5.1 is transformed to a pipelined architecture as shown in Figure 5.2. It is a 4-stage pipeline with Instruction Fetch (IF), Instruction Decode (ID), Instruction Execute (EX) and Write Back (WB) stages. All instructions advance during each clock cycle from one pipeline register to the next. The first stage, Instruction Fetch, is common to all instructions. This stage contains the Program Counter (PC), Micro Instruction Memory, Register (REG) and a multiplexer. PC is loaded with an address from the multiplexer depending on micro/macro instructions, overflow exception from ALU or incremented PC value. Instructions are read from the instruction memory using the address in PC and then placed in the IF/ID pipeline register. The PC address is incremented by one and then loaded back into the PC to be ready for the next clock cycle. REG is used to hold the address from PC whenever the JMP micro instruction is encountered and used to restore the address back in PC whenever the RET micro

instruction is encountered. The Hazard detection unit generates the control signals for the PC and the IF/ID pipeline register. The instruction is then supplied from the IF/ID pipeline register to the Instruction Decode (ID) stage. It supplies a 16 -bit offset that calculates the offset for the packet register in the Execute stage and a 16-bit immediate field to the Sign Extend block that sign extends the 16 -bit value to a 64 -bit value. The sign bit for the Sign Extend unit comes from the micro instruction. It also supplies the register numbers to read Tag Registers (TR), Value Registers (VR), or General Purpose Registers (RS1, RS2 and RD). The Register Write signal and Write data value for the register files come from the WB stage. All these values are stored in the ID/EX pipeline register along with the output values Read datal, Read data 2 from the general purpose register file, tag readout from tag register file, value readout from the Value register file and the sign extended output value for computations in the EX stage. The ID stage also contains the Micro Controller, which decodes the opcode in the instruction and generates control signals for the Execute (EX) stage and Write Back (WB) stage. These control signals are forwarded to the ID/EX and EX/WB pipeline registers where they are utilized. The Micro Controller also generates values to be stored in the Flag Register (FLR) and Output Code Register (OCR) in the EX stage.

Execution then takes place in the Execute (EX) stage either in the ESS, ALU/SHIFTER, in the Packet Register or in the Branch detection unit. The values stored in the ID/EX pipeline register from the ID stage are given to the corresponding execution modules. The multiplexers at the input of ESS choose tag and value for ESS computations. The tag and value to the multiplexers come either from registers in the ID stage, from the packet register or from the ALU output. The Condition Code Register (CCR) holds Get Failed (GF) and Put Failed (PF) outputs from the ESS. The multiplexers at the input of the ALU choose values for ALU computations either from registers in the ID stage, from the packet register, from the ALU output, from the ESS output, or from the sign extend block. The Shifter gets values mostly from the general-purpose registers through the ALU pass through mode. The multiplexer at the input of PR chooses values for the STPR micro instruction either from registers in the ID stage, from the ALU output or from the ESS output. The FLR gets its value from the ID stage micro controller and connects it to the flag field of PR. The OCR gives the output code from the ID stage
micro controller to an output port. The jump and conditional branch type micro instructions are executed using the Branch detection unit. Two register values are given as input to the branch detection unit to check for the equality or inequality depending on the type of micro instructions. The multiplexers in front of the Branch detection unit choose value from general-purpose registers or from the ALU output. The micro controller generated control signals for the execution modules are given to the respective modules and the control signals for the WB stage are forwarded to the EX/WB pipeline register. The resultant values of execution are also stored in the EX/WB pipeline register.

After the execution of instructions, results are written back to registers and this takes place in the Write Back (WB) stage. The WB stage result is written back to registers using a multiplexer. The control signal for this multiplexer comes from the WB stage control signal and it chooses between ALU output and ESS output to write back to registers in the ID stage.

Potential hazards such as Data hazards and Branch hazards may arise in a pipelined architecture. The hazard detection unit detects any data hazard and stalls the pipeline when necessary. This hazard detection unit controls the writing of the PC and IF/ID registers plus the multiplexers that choose between the real control values and all 0 s. A multiplexer in the ID stage and EX stage is used to reset the control signals to ' 0 ' for stalls.

A data hazard is detected when the write register of the previous instruction is the same as the read register of the next instruction. So in this case, the next instruction reads the wrong value of the read register because the write register would not contain the correct value in this stage. The forwarding unit in the EX stage helps in eliminating data hazards by forwarding the result from the ALU output back as the register value for the next instruction instead of waiting to get the result from the WB stage. This forwarding unit generates control signals for the multiplexers in front of the ALU, ESS, PR and Branch detection unit to choose the value from the ALU output directly instead of from the register input. The WB control signals, opcode from the ID stage and register numbers are given to the forwarding unit that helps to forward the result for correct execution.

One solution to resolve a branch hazard is to stall the pipeline until the branch is complete. But on the other hand a common improvement over stalling upon fetching a branch is to assume the branch will not be taken and so will continue to execute down the sequential instruction stream. If the branch is taken, the instructions that are being fetched and decoded must be discarded. Execution continues at the branch target. To discard the instructions the controller flushes the instructions in the IF, ID and EX stages of the pipeline. After the execution of a branch condition in the Branch detection unit and if the branch has to be taken, multiplexer in front of the PC helps in choosing the new branch target address. To flush instructions in the IF stage, a control line called IF Flush is added, which resets the instruction field of the IF/ID pipeline register to ' 0 ' to flush the fetched instruction. A control signal called IDFlush is used to flush instructions in the ID stage. The EXFlush control signal is used to flush the already executed instructions in the EX stage. The micro controller determines whether to send a flush signal depending on the instruction opcode and the value of the branch condition being tested.

The pipelined architecture system flow chart in Appendix C shows the stage-bystage operation of all the micro instructions in a pipelined architecture. Most of the instructions take a single execution phase. The ESS (GET / PUT) instructions may take more than one clock cycle (at most 5 clock cycles) to execute. So the ESS has to operate at five times the frequency of the overall ESPR.

### 5.3 Micro Controller

The Micro Controller is located in the ID stage of the pipeline and will be required to generate 25 control signals to implement all defined micro instructions. The final Micro Controller may be predominantly pipelined combinational logic whose input is the Opcode ( 6 bits ) and whose outputs are the control signals identified within this section. It generates control signals for the ID stage, EX stage and WB stage. The ID stage control signals are REGREAD, JMPINST and RETINST. REGREAD is supplied to the General Purpose, Tag and Value Register files. JMPINST and RETINST are used to determine the flushing of pipeline stage registers.

The EX stage control signals are given to the Packet processing unit for the PR, ESS controller in ESS, ALU, Shifter and Branch detection unit. The control signals for
the Packet processing unit are LFPRINST, STPRINST, ININST, OUTINST, LDPKREG, LDOCR and LDFLR. LFPRINST, STPRINST and ININST correspond to the micro instructions LFPR, STPR and IN. The control signal OUTINST corresponds to the OUT micro instruction. LDPKEG, LDOCR and LDFLR are given to the Packet RAM (PR), Output Code Register (OCR) and Flag Register (FLR) respectively. The control signals for the ESS unit are GETINST, PUTINST and LDCCR. GETINST and PUTINST signals are given to the ESS controller to perform GET and PUT operations. LDCCR is the control signal for the Condition Code Register (CCR). The Shifter control signals are S0, S1 and S2 and ALU control signals are S3, S4, S5 and Ci. The function table for the Shifter, ALU and Branch detection unit are shown in Tables 5.1, Table 5.2 and Table 5.3 respectively.

## Table 5.1. Function Table for Shifter

| 001 | SHIFT LEFT (SHL) |
| :--- | :--- |
| 010 | SHIFT RIGHT (SHR) |
| 011 | ROTATE LEFT (RO) |
| 100 | ROTATE RIGHT (ROR) |

$\qquad$
cut momals apary

Table 5.2. Function Table for ALU

| CTRL SIGS (S3, S4, S5, Ci) | OPERATION |
| :---: | :--- |
| 0000 | PASS THROUGH for a |
| 0001 | PASS THROUGH for b |
| 0010 | ONES COMPLEMENT for a |
| 0011 | ONES COMPLEMENT for b |
| 0100 | ADD |
| 0101 | SUB |
| 0110 | INCR a |
| 0111 | DECR a |
| 1000 | INCR b |
| 1001 | DECR b |
| 1010 | OR |
| 1011 | AND |
| 1100 | EXOR |
| 1101 | NEGATIVE of a |
| 1110 | NEGATIVE of b |

## Table 5.3. Function Table for Branch detection unit

| CTRL SIGS (BRANCH TYPE) | OPERATION |
| :---: | :--- |
| 000 | BLT |
| 001 | BRNE |
| 010 | BREQ |
| 011 | BRGE |
| 100 | BNEZ |
| 101 | BEQZ |
| 110 | BGF |
| 111 | BPF |

The WB stage control signals generated by the micro controller are S 6 and REGWRITE. The S6 control signal is given to the multiplexer in the WB stage to choose between the ALU and ESS outputs. The REGWRITE control signal is connected back to the General Purpose Register file in the ID stage. Two additional control signals for the WB stage, TAG REGISTER WRITE and VALUE REGISTER WRITE, comes from the micro instruction and are given to the Tag Register file and Value Register file respectively. The active control signals involved in the proper execution of each micro instruction are shown below in Table 5.4. For each micro instruction the remaining control signals apart from the active ones are interpreted as inactive during its execution. Each control signal is a control point and identified within the final ESPR.V1 architecture shown in Figure 5.2.

### 5.4 ESPR.V1 Requirements Evaluation

In designing a processor to handle special functions there comes the question of choosing between the options available for design: either designing a special functionality Coprocessor to perform special functions which can be connected to a general purpose processor to handle other general purpose functions or designing a stand alone special purpose processor. This section discusses requirements evaluation of the Ephemeral State Processor and the next section discusses the options available in designing ESPR. The components and functional unit requirements of the ESPR system defined in Chapter 3 - Section 3.1 can be evaluated as follows to give support to the architectural design of ESPR.

Table 5.4. Control Signals for Micro Instructions

| MICRO INSTRUCTIONS | CONTROL SIGNALS |
| :---: | :---: |
| NOP | No Active Signals |
| IN | ININST, LDPKREG |
| OUT | OUTINST |
| FWD | LDOCR, OCR $=00000001$ |
| ABORT1 | LDOCR, LDFLR, OCR $=00000010$, FLR $=00000000$ |
| DROP | LDOCR, OCR $=00000011$ |
| CLR | REGREAD, REGWRITE, S6 |
| MOVE | REGREAD, REGWRITE, S6 |
| MOVI | REGWRITE, S6 |
| ADD | S3, S4, S5, Ci, REGREAD, REGWRITE, S6 |
| SUB | S3, S4, S5, Ci, REGREAD, REGWRITE, S6 |
| INCR | S3, S4, S5, Ci, REGREAD, REGWRITE, S6 |
| DECR | S3, S4, S5, Ci, REGREAD, REGWRITE, S6 |
| OR | S3, S4, S5, Ci, REGREAD, REGWRITE, S6 |
| AND | S3, S4, S5, Ci, REGREAD, REGWRITE, S6 |
| EXOR | S3, S4, S5, Ci, REGREAD, REGWRITE, S6 |
| COMP | S3, S4, S5, Ci, REGREAD, REGWRITE, S6 |
| SHL | S0, S1, S2, REGREAD, REGWRITE, S6 |
| SHR | S0, S1, S2, REGREAD, REGWRITE, S6 |
| ROL | S0, S1, S2, REGREAD, REGWRITE, S6 |
| ROR | S0, S1, S2, REGREAD, REGWRITE, S6 |
| LFPR | LFPRINST, REGREAD, REGWRITE, S6 |
| STPR | STPRINST, REGREAD |
| BRNE | BRANCH TYPE, REGREAD |
| BREQ | BRANCH TYPE, REGREAD |
| BRGE | BRANCH TYPE, REGREAD |
| BNEZ | BRANCH TYPE, REGREAD |
| BEQZ | BRANCH TYPE, REGREAD |
| JMP | JMPINST |
| RET | RETINST |
| GET | GETINST, REGREAD, LDCCR |
| PUT | PUTINST, REGREAD, LDCCR |
| BGF | BRANCH TYPE, REGREAD |
| BPF | BRANCH TYPE, REGREAD |
| ABORT2 | LDOCR, LDFLR, OCR $=00000100$, FLR $=00000001$ |
| BLT | BRANCH TYPE, REGREAD |
| SETLOC | LDFLR |

The conceptual description of Ephemeral State Processing (ESP) requires no data memory in the design except the Ephemeral State Store (ESS), and so the ESPR is designed as a basic Register/Register Architecture. Based on the ESP requirements described in Chapter 2, the main component of design in designing the ESPR is the ESS, and a scalable associative memory is designed to meet this requirement. To differentiate special operations carried out on tags and values, a separate tag register file and value
register file are included along with the general-purpose register file for normal operations. With the current set of macro level instructions, the number of registers is designed to be 32 for validation purposes. This set may grow over time depending upon the ESP design requirements. The existing unused bits in the micro instruction can be used to add register numbers. The tags and values in ESP are 64-bit wide and so the registers are designed to hold 64-bit wide values. All the basic operations in the ESPR are carried out on 64-bit wide operands and so the ALU, Shifter and rest of the components are designed to handle operands in this manner.

A RAM (Packet RAM - PR) is designed for storing and processing incoming packets. PR is designed to have 128 locations of each 32 bits wide. This is designed based on maximum packet size and incoming packet block width. Also offset handling is easy in RAM because the operands in a packet are either 8 or 64 bits wide. Thus a RAM is used to store packets to provide efficient PLD resource utilization. As the status of the current packet, after processing, has to be indicated to the next node, an Output Code Register is used to store the status of the current ESP packet. The Flag Register is used to operate on flag fields individually. The Micro Opcode Register is used to store the micro opcode carried in a packet which may be further used for 'COMPARE', 'COLLECT' or 'RCOLLECT' macro instructions. The Status Register is used to hold the status after ALU operation and the Condition Code Register is used to hold the status after ESS operation.

A separate block is needed for calculation of Cyclic Redundancy Check (CRC) which may be helpful to detect whether an error occurred when the packet is received before processing (Refer Appendix - B). Macro and Micro Controllers are necessary for their respective control operations. As network macro instructions grow over time, there might be a future necessity to have further more additional micro instructions and additional registers. To reflect this and also that basic operations are over 64-bit values, the micro instruction width is chosen to be 64 -bits wide. Additional components such as the program counter, decoders and multiplexers meet basic requirements for a processor design.

### 5.5 Special-Purpose Versus General-Purpose approach to ESP

The two options available in designing ESPR are,

- Designing a special-purpose processor for ESP as the one described in this Chapter
- Designing a special functionality coprocessor that can be linked to a general purpose processor
A special-purpose processor can be designed as the pipelined architecture as described in Section 5.2 in this Chapter. The second alternative is to first design a coprocessor that handles functions corresponding mainly to ESS and the Packet RAM with its control unit. And then have a general-purpose processor connected to this coprocessor module, both combined together to perform ESP.

Referring to the ESPR system requirements, most of the main components are special functional units, which involves almost all of ESS, Packet RAM, Tag and Value register file, Macro controller, Output Code Register, Flag Register, Micro Opcode Register, Condition Code register and CRC block. And also, most of the micro instructions in the micro instruction sequence representation of macro instructions utilize most of the special functional units described above, mainly ESS and the Packet Register. The micro instruction sequences for macro instructions involving general-purpose components are few. The instruction set is defined to handle a lot of general-purpose type instructions only in considering future necessity. Considering the above ESPR requirements and also to eliminate I/O overhead between the general-purpose processor and coprocessor, an initial step was taken in designing a special-purpose pipelined processor for ESP over a general-purpose approach. A comparison of cost and performance of the special-purpose vs general-purpose ESPR has not been conducted. The special purpose ESPR design is an initial step towards implementing ESP in routers.

### 5.6 Analytical Performance Model for ESPR

The performance of any processor can be measured by the time it takes to complete a specific task, which is commonly described as CPU execution time. CPU execution time depends on how fast the hardware can complete basic functions, which in turn can be a function of the clock frequency at which the processor performs its
operations in addition to other factors. A simple formula that defines the basic performance measure - CPU execution time [27], for a processor that performs its operations sequentially can be given as,

CPU execution time for a program $=$
(Instruction Count for a program) * (avg. clock cycles per instruction) *
(clock cycle time)..
..(1)

A program is comprised of a number of instructions and in a sequential processor, each instruction takes a different number of clock cycles (more than one) to complete its required function, so the term average clock cycles per instruction is used, and clock cycle time is the basic clock cycle period for the processor. The above equation makes it clear that, the performance can be improved by reducing either the clock cycle period or the number of clock cycles required for a program. As per this, performance improvement can be obtained by pipelined implementation of the processor - as was done for the ESPR Thus pipelining reduces the average execution time per instruction; however there is degradation in the expected performance of pipelined processors due to pipeline stalls. And if the stages of the pipeline are perfectly balanced, then the time per instruction in a pipelined machine [27] is equal to,

> Time per instruction on unpipelined machine / Number of pipe
stages
(2)

Under these conditions, the speed up from pipelining equals the number of pipe stages. The ideal CPI (clock cycles per instruction) for a pipelined machine [27] can be given as,

## Ideal $C P I=$

Number of clock cycles per instruction on an unpipelined machine / Number of pipe stages. (3)

The ideal CPI is almost always 1. The pipelined CPI [27] is the sum of the base CPI and a contribution from stalls.

Pipeline CPI $=$ Ideal CPI + Pipeline stall cycles per instruction .. (4)

By reducing the terms on the right hand side, the overall Pipeline CPI can be reduced and thus increasing the instruction throughput per clock cycle. The CPU execution time of a program for a pipelined processor [27] can now be given as,


Both versions of the Ephemeral State Processor (ESPR - ESPR.V1 and the to be presented ESPR.V2) are pipelined processors and their performance model can be derived from the basic pipelined performance equation as described in (5). Hereafter we refer to the performance model in terms of the ESPR architecture which refers to both versions. The ideal CPI for ESPR can be given as,
$C P I_{E S P R}=$ No. of clock cycles for an instruction in unpipelined ESPR $/$ No. of pipe stages.. ...(6)

All instructions except the IN and OUT instruction can be included in the above CPI equation. The IN instruction gets the input packet into ESPR in 32-bit blocks and it takes more than one pipelined ESPR clock cycle to complete it depending on the input packet size. The number of clock cycles for completion of the IN instruction can be determined from studying the macro system flow chart in Appendix B and it includes the basic count of clock cycles for the IN instruction and additional cycles to check whether the EOP is reached to stop getting input. Similarly, the OUT instruction also takes more than one pipelined ESPR clock cycle to output the packet. Depending on the packet size, IN and OUT takes an equal number of clock cycles to complete their respective
operation. The number of pipe stages does not have effect in determining the CPI for IN and OUT. CPI for IN and OUT are given in equations (7) and (8) respectively.
$C P I_{I N}=$ No. of clock cycles for getting input packet using IN instruction


The performance of ESPR is determined based on the time it takes to complete the processing of a particular Ephemeral State Processing (ESP) packet after the ESPR is switched on. The CPU execution time for the packet is comprised of different execution times, which are described below, and it depends on type of input packet and type of resultant packet and also depends on whether the packet and Ephemeral State Store (ESS) checking failed or succeeded. The complete performance equation for ESPR can be derived from the following equations. The base CPU execution time is given as,
$C P U_{B A S E}=$
( (avg. micro instruction count for a macro instruction $\left.* C P I_{E S P R}\right)+$ total number of stall cycles in a macro instruction) *
$\qquad$

Any ESP packet carries a macro opcode for performing a particular macro instruction and so the performance of ESPR is measured in terms of per packet processing and is determined by the execution time of a particular macro instruction. A macro instruction consists of a sequence of micro instructions in instruction memory, and the number of micro instructions executed for a particular macro instruction depends on the type of input packet and the availability of the required (tag, value) pair in ESS, as can be seen from the macro level system flow chart in Appendix B. So the term avg. micro instruction count is used in the above $\mathrm{CPU}_{\text {BASE }}$ equation and it excludes any IN and OUT micro instruction. Stalls in ESPR arise due to branch or jump instructions. CLK $_{\text {ESPR }}$ is the basic clock cycle period for ESPR. Similarly the CPU execution times for the IN and OUT micro instructions are given in equations (10) and (11) as follows.

$$
\begin{align*}
& C P U_{I N}=C P I_{I N} * C L K_{E S P R} \text {. } \tag{10}
\end{align*}
$$

The instruction count for the IN or OUT micro instruction is 1 , and there are no stall cycles during their execution. After the packet is received in ESPR, it is checked for any errors and conditions and then the ESS is checked for its availability before the packet gets processed. So the CPU execution time spent in checking the packet and ESS, is given by,
$C P U_{C H E C K}=($ No. of clock cycles for packet and ESS checking $) *\left(C L K_{E S P R}\right) \ldots(12)$
$C P U_{F A}=$ (No. of clock cycles for FWD or ABORT1 or ABORT2) *
$\left(C L K_{E S P R}\right) \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~$ .
$\mathrm{CPU}_{\mathrm{FA}}$ is the CPU execution time for either the FWD or ABORT1 or ABORT2 micro instruction. In case of failure of any checking as described above, eq. (13) helps in determining the total execution time. The CPU execution time of the resultant packet, depending on the FWD/DROP of packets or failure of checking, can be obtained by the combination of any of the above five different CPU execution time equations. CPU execution time for forwarded and dropped packets is given as,

$$
\begin{align*}
& C P U_{F W D-P A C K E T}=C P U_{\text {BASE }}+C P U_{I N}+C P U_{\text {OUT }}+C P U_{\text {CHECK }} .  \tag{14}\\
& C P U_{D R O P-P A C K E T}=C P U_{\text {BASE }}+C P U_{I N}+C P U_{\text {CHECK }} \ldots \ldots \ldots \ldots \ldots \tag{15}
\end{align*}
$$

If any packet or ESS checking fails, the CPU execution time in that case is given as,

```
CPU CHK-FALLED }=CP\mp@subsup{U}{IN}{}+CPU\mathrm{ OUT }+CP\mp@subsup{U}{FA}{}+((1,2 or 3 clock cycles
``` (depending on which checking fails)) * \(C L K_{\text {ESPR }}\) ).

Thus, the above performance model is designed to measure the time taken by ESPR to complete processing of an incoming packet, depending on the type of packet and the processed results of packet. This is a theoretical description of the performance of ESPR. Real performance results can be obtained from the post implementation simulation results to be described and seen in later chapters.

\section*{Chapter Six}

\section*{Post-Synthesis and Post-Implementation Simulation Validation of \\ ESPR.V1 Architecture}

The hardware design of any system starts with the design specifications, design architecture and design description using Hardware Description Languages (HDL). The next step in the design cycle is simulation and design verification using CAD tools to synthesize and implement the hardware system to a desired programmable logic technology. Field Programmable Gate Array (FPGA) technology using reconfigurable logic is the widely used programmable logic as it offers many advantages of cost effectiveness, flexibility, ability to reconfigure easily, large number of gate counts in a single chip and ability for rapid prototyping and design iteration. This Chapter discusses the Post-Synthesis and Post-Implementation validation testing of the ESPR.V1 architecture synthesized to a Virtex FPGA chip.

\subsection*{6.1 Introduction}

Post synthesis simulation and Post Implementation simulation are two major essential phases in the design process of a hardware system in terms of organization, architecture and design validation. Post synthesis simulation can functionally validate the esign architecture for its implementation to a specific FPGA chip. This simulation offers output results without considering the specific gate and other logic resource delays while configuring the chip. The gate and all other logic resource delays in the chip are included by the CAD tool while performing Post Implementation Simulation.

Post Synthesis and Implementation simulation and design validation of the final ESPR architecture was done using Xilinx Foundation series 3.1i software. It provides logic simulators for post synthesis and post implementation testing. One can monitor all the inputs, outputs and intermediate signals using this logic simulator. Because of its nability to accept test vectors from a file, test vectors for validation are input manually and exhaustive testing was not performed. But in all cases the simulation results were compared with valid outputs for validation.

The CAD tool provided by Xilinx for Post Synthesis Simulation validation used the environment of a PC (Personal Computer) system - Pentium III 550 MHz Processor, with Windows 98 platform and 384 MB (Megabytes) of RAM memory. The design capture of ESPR.V1 was synthesized into a Xilinx Virtex 800 FPGA chip and implemented on a Virtex2 - 4000 FPGA chip. Post Implementation simulation verification with desired timing constraints on the design is performed on a PC (Personal Computer) system - Pentium III 550 MHz Processor, with Windows 2000 platform and 640 MB (Megabytes) of RAM memory. The logic resources utilized in the Xilinx Virtex2 -4000 FPGA chip to implement the described ESPR.V1 architecture is given in the following Table 6.1.
Table 6.1 Logic Resources Utilization for ESPR.V1 Architecture
\begin{tabular}{|l|l|}
\hline Resources & Utilization \\
\hline 4 Input LUTs & 13,840 \\
\hline Flip flops & 7,388 \\
\hline Block RAMs & 16 \\
\hline Equivalent System Gates & \(1,386,196\) \\
\hline
\end{tabular}

\subsection*{6.2 Post-Synthesis Simulation Validation of ESPR.V1 Architecture}

Post synthesis simulation validation provides for the functional validation of the ESPR.V1 architecture on a FPGA chip. All the components of ESPR.V1 are first developed, synthesized and verified separately for functional correctness. Then the whole system of ESPR.V1 is connected using individual modules, synthesized and tested for its functional validation. Most of the micro instructions are tested on a clock cycle by clock cycle basis for proper generation of internal and external signals, and outputs. All the individual components and the whole ESPR.V1 system are not tested exhaustively but are tested for a large set of varying input conditions.

The pipelined ESPR.V1 system is synthesized to run at a clock cycle (clk_pipe) of 10 nanoseconds (frequency of 100 MHz ). The simulation validation was first done for individual micro instructions and then for small programs using the micro instructions. For this simulation the instruction memory is first written with specific micro instructions
to be tested and then simulated for proper execution in corresponding clock cycles. Synthesis was not optimized to run at a maximum clock rate since achieving this is a long drawn out process. Our top priority was functional validation of the architecture. Also, the Xilinx Virtex FPGA chip used for implementation is an older FPGA chip with long propagation delays through its logic resources.
6.2.1. Simulation Validation of Single Micro Instructions

Most of the micro instructions were tested and verified individually and then programs with sequences of micro instructions were tested for correct execution. The first micro instruction to be verified was the 'ADD' (ALU/SHIFTER type instructions) instruction and the next instruction to be verified was the 'GET' (GET/PUT type instruction for ESS) instruction. Both of these micro instructions exercise most functional units in the processor.

\subsection*{6.2.1.1.Validation of 'ADD' Micro Instruction}

To verify the ADD micro instruction, the bit pattern for this instruction was written to the instruction memory. This micro instruction utilizes PC, micro instruction memory, General Purpose Register File, Controller, ALU and Shifter functional units. The ADD instruction is interpreted as,

ADD RD, RS1, RS2
The ADD instruction verified here was,

\section*{ADD R5, R4, R3}
\(-0010010010100100000110000000000000000001000000000000000000000000\)

\section*{- 24A4180001000000 (Hex. Equivalent for binary representation)}

The source registers R3 and R4 were initially loaded with values 6 and A respectively using the MOVI micro instruction. The verification of this instruction is shown in Figure 6.1. The verification starts with the IF stage and the instruction (instchk) is fetched during the first clock cycle.
\begin{tabular}{|c|c|c|c|}
\hline ilelk_pipe. & & & \\
\hline Binstchk63. (ha & 24841800001000000 & 0000000000000000 & \\
\hline Bopsigex5. (hea & & 09 & 100 \\
\hline BRESIos4. (heer): & & 04 & 100 \\
\hline BRS2os4. (hex): & & 03 & 100 \\
\hline BRDos14. (hez), & & 05 & 100 \\
\hline EGPR1rs63. (hea & & 000000000000000 s & 10000000000000000 \\
\hline BGPR2rs63. (hea & & 0000000000000006 & 10000000000000000 \\
\hline Blaluoutswb63. & & & 1000000000000000 \\
\hline
\end{tabular}

Figure 6.1. Validation of 'ADD' Micro Instruction
During the second clock cycle of ID stage, the opcode for ADD is decoded as ' 9 ' (opsigex) and the source and destination register are decoded as ' 4 ' (RS1os), ' 3 ' (RS2os) and '5' (Rdos1) respectively. In the same ID stage the source registers R4 (GPR1rs) and R3 (GPR2rs) are read as 'A' and ' 6 ' respectively. In the next clock cycle of EX stage, the ALU output (aluoutswb) for the addition of \(\mathrm{A}+6=16\), is obtained in hex as " 0000000000000010 ". This validates the ADD micro instruction.

\subsection*{6.2.1.2.Validation of 'GET' Micro Instruction}

To validate the GET micro instruction, the bit pattern was written in the instruction memory. This micro instruction utilizes PC, micro instruction memory, Tag Register File, Controller, and ESS functional units. The GET instruction is interpreted as,

\section*{GET TR, VR}

The GET instruction validated here was,

\section*{GET TR1, VR1}
- 0111100000000000000000000100000110000000000000000000000000000000

\section*{7800004180000000 (Hex Eq.)}

The source register TR1 was initially loaded with a Tag of 5 using the MOV micro instruction. A Value of 2 was already associated with this Tag and stored in ESS using the PUT micro instruction. The GET instruction is executed after sometime to validate whether it checks the ESS for this Tag 5 and the lifetime of its Value. The validation of this instruction is shown in Figure 6.2.


Figure 6.2. Validation of 'GET' Micro Instruction
The first clock cycle of the IF stage fetches the instruction (instchk) for GET. The ID stage decodes the opcode (opsigex) for GET and the source Tag Register (TRos) and the destination Value Register (VRos). ESS in the EX stage runs with the clock (clk_ess) of 2 nanoseconds and at a frequency five times the frequency of the processor. The clock (clk cnt) for the counter in ESS which counts for the lifetime of the value runs at a very low frequency and has a period of 80 nanoseconds. The value is read out of the ESS from the EX stage as " 0000000000000002 ". This proves a successful validation of the GET micro instruction.

\subsection*{6.2.2. Micro Instruction Program Sequence Validation of ESPR.V1 Architecture}

After functional validation of the ESPR.V1 architecture executing single micro instructions, the pipelined ESPR.V1 architecture was validated by loading the micro instruction memory with sequences of micro instructions that form small programs. Three example programs are shown in this section with its simulation validation. These programs are written in a way to show each of the features and components of the pipelined processor at work. Most of all these programs have data hazards, which are automatically reduced/eliminated by the forwarding unit. One program with a Branch ype instruction uses the hazard detection unit to control branch hazards as explained in the architectural description of ESPR.V1. This section briefly explains pipelined execution of the micro instruction sequences and shows the simulation validation results The first program is explained in a detailed manner and the remaining two programs are briefly explained.

\subsection*{6.2.2.1.Micro Instruction Program Sequence for ALU/SHIFTER Validation}

The following micro instruction program was loaded in sequence in the micro instruction memory. Figure 6.3 shows the micro instruction program sequence, which provides an example for testing the ALU/Shifter type instruction execution.

MOV R3, R1-1C61000001000000 Data Hazard - R3 1. ADD R4, R3, R3-2483180001000000
2. ADD R5, R4, R3 - 24A4180001000000
3. ADD R6, R4, R4-24C420000100000
4. SHL R7, R4, 2-44E400000100000
5. MOV R8, R3 - 1D03000001000000

Figure 6.3. Program for Validating ALU/Shifter
This program also tests the forwarding unit to eliminate the data hazards that arise in the ADD instructions. In the first two ADD instructions there is a danger of the old data being read instead of the new value for R3 from the MOV instruction and the new value for R 4 from the first ADD instruction. This is a called a Data Hazard. This is because the new values are not written until the WB stage but the next sequencing instruction in the ID stage wants to read the new value before it is written. The forwarding unit allows for the proper execution of the instruction without any hazard by forwarding the required data to the computational unit inputs from the ALU output. Figures \(6.4 \mathrm{a}, 6.4 \mathrm{~b}\) and 6.4 c show the post synthesis simulation validation results for the above program.

All the instructions take a single clock cycle to execute. Figure 6.4 a shows the IF stage for the first three instructions, ID stage for the first two instructions and EX stage for the first instruction. Figure 6.4 b shows the fetching of the remaining three micro instructions, WB stage for first three instructions, EX stage for second, third and fourth instructions and ID stage for third, fourth and fifth instruction. Figure 6.4c shows the WB stage for the fourth, fifth and sixth instruction and the remaining stages for the remaining instructions. All instructions were executed correctly and their execution also validated the functional operation of the forwarding units.


R1 being read in ID stage
Figure 6.4a. Simulation Output for ALU/Shifter Validation


Figure 6.4b. Simulation Output for ALU/Shifter Validation (continued)


Figure 6.4c. Simulation Output for ALU/Shifter Validation (continued)

\subsection*{6.2.2.2.Micro Instruction Program Sequence for ESS Validation}

Figure 6.5 shows the micro instruction program sequence, which provides an example for validating the ESS. First a series of ALU operations were performed to obtain a value for the Tag and Value register. Then the (tag, value) pair was stored in ESS using the PUT micro instruction. A GET was performed to obtain the value bound to that respective tag. This program also tests the hazard elimination circuitry of the ESPR.V1.
- Data Hazard-R3
0. MOV R3, R1-1C61000001000000 Data Hazard - R4
1. ADD R4, R3. R3-2483180001000000 Data Hazard - R5
2. ADD R5, R4, R3-2444180001000000 Data Hazard - R5
Data Hazard - VR1
. MOV RR1, R5 C05000181000000
4. MOV VR1, R5-1C05000481000000
5. PUT F \(44 \mathrm{~h}-84000000000001100\)
7. SHR R7, R4, 3-48E4000001000003
8. GET TR1, VR1 - 7800004180000000
9. BGF 44h-8000000000001100

Figure 6.5. Program for Validating ESS
Figures \(6.6 \mathrm{a}, 6.6 \mathrm{~b}, 6.6 \mathrm{c}\) and 6.6 d show the post synthesis simulation validation results for the above program. Figure 6.6 a shows a series of ALU operations similar to the previous program. Figure 6.6 b shows the operation and result of the ALU operations and fetching of the PUT instruction. It also shows a value of ' 3 ' being written to the Tag register.

After the Tag and Value registers are written with ' 3 ', the PUT instruction stores them in the ESS. Figure 6.6 c shows the fetching of the BPF, SHR and GET instructions. Figure 6.6d shows that the correct Value of ' 3 ' bound to Tag register TR1 is obtained as ESS output from the GET micro instruction. The signal 'essouts' in Figure 6.6d shows the correct value of ' 3 '.


Figure 6.6a. Simulation Output for ESS Validation


Figure 6.6b. Simulation Output for ESS Validation (continued)


Figure 6.6c. Simulation Output for ESS Validation (continued)


Figure 6.6d. Simulation Output for ESS Validation (continued)

\subsection*{6.2.2.3.Micro Instruction Program Sequence for Branch/Forward Unit Validation}

Figure 6.7 shows a micro instruction program sequence for branch control validation.
0. MOV R3, R1-1C61000000100000
1. MOV R4, R1 - 1 C 81000001000000
2. BEQ R3, R4, \(6 \mathrm{~h}-60032000000000180\)
. BEQ R3, R4, \(\mathbf{6 h}-6003200000000180\)
4. SHL R7, R4, 5-44E4000001000003
5. AND R6, R5, R7-38C53800010000000
5. MOV R8, R6-1D060000010000000
7. MOVI R7, Fh - 20E00000010003C0 - Data Hazard - R3
8. INCR R3-2C63000001000000

ROR R9, R3, 2-51230000001000002
Figure 6.7. Program for Validating Conditional Branch Control
The first two MOV micro instructions were used to write registers to check for the branch equality (BEQ) condition. The pipelined ESPR.V1 assumes the "branch not taken" condition to reduce branch hazards. The BEQ condition in the above program succeeds because the two registers R3 and R4 are written with the same value of ' 1 'and so the program execution has to branch to the address ( 6 h ) specified by the branch address. Because of the branch not taken condition, the ADD and SHL instructions following BEQ will be fetched and decoded. When the BEQ instruction reaches the EX stage, the correct branch decision is taken by the branch detection unit and the instructions fetched, decoded or executed after BEQ were flushed and the program execution branches to the address specified by BEQ and the micro instructions starting from that address continues to execute in normal sequence. This can be validated from the following post synthesis simulation results shown in Figures \(6.8 \mathrm{a}, 6.8 \mathrm{~b}, 6.8 \mathrm{c}\) and 6.8 d .


Fetching 'BEQ' Micro Instruction
Figure 6.8a. Simulation Output for Conditional Branch Validation


Figure 6.8b. Simulation Output for Conditional Branch Validation (continued)


Continuous Fetching and execution of instructions in sequence starting from branch address

Figure 6.8c. Simulation Output for Conditional Branch Validation (continued)


Output for MOVI Output for INCR Output for ROR

\section*{Figure 6.8d. Simulation Output for Conditional Branch Validation (continued)}

\subsection*{6.3 Post-Implementation Simulation Validation of ESPR.V1 Architecture}

Unlike Post synthesis validation of any HDL system design, Post implementation validation is done to validate the design from a functional and timing perspective meaning testing the functionality of the designed system on a chip for its basic operating frequency with its included gate and propagation delays. By means of this, it provides the important information of how fast the system can run and yet produce functionally correct results. Post implementation validation of individual ESPR.V1 components and the whole of ESPR.V1 are done and simulation results for two macro instructions are provided in this section. The post synthesis validation was done at a basic ESPR.V1 clock frequency of 100 MHz for functional validation. Keeping in mind the different types of delays associated with implementing a design on a FPGA chip, post implementation testing was done at an operating frequency, which produced favorable functional results. We did not have a goal in our post implementation simulation validation of the ESPR architecture to maximize system clock frequency. How to do that is known but time consuming. Our goal was simply to determine the frequency at which the ESPR would perform functionally correct. This frequency becomes the base frequency which can be improved upon via synthesis and VHDL coding optimizations in addition to deeper pipelining of the ESPR.V1 architecture.

Initially the ESPR.V1 operated at a frequency of 16.7 MHz without any timing constraints. The Xilinx 4.2i CAD tool has a feature called timing analyzer, which gives information about the delay associated with various signals. Once after the signal with a maximum delay is found, constraints on various signals and clock signals related to the longest delay path signal can be imposed on the 'UCF' (User Constraints File) file associated with the HDL design project. This can be done using Constraints editor available in Xilinx 4.2i. After imposing constraints on some signals, an improvement in timing was obtained and the ESPR.V1 operated at a frequency of 20 MHz . The post implementation simulation validation was done at the level of macro instructions, and for this entire simulation of ESPR the instruction memory is preloaded with the micro instruction sequences for all five macro instructions and then simulated for proper execution of the macro instructions depending on the input packet. The initialization of the instruction memory was done by writing a constraints file (NCF) in the desired format and saving this file under the specific HDL design project in Xilinx 4.2i.
6.3.1. Post-Implementation Simulation Validation of 'COUNT' Macro Instruction

All macro instructions were tested for functionality and timing correctness; the first one tested was the COUNT macro instruction. The following simulation results show the execution and completion of the COUNT macro instruction initiated by an ESP (COUNT) packet in the ESPR.V1.

Figure 6.9 a shows the starting of post implementation simulation output of the COUNT macro instruction. After the ESPR.V1 is switched on, the IDV signal goes high and the preloaded instruction memory fetches the IN micro instruction for getting the input packet. This initial step is the same in all macro instructions. The ESPR.V1 clock (clk_pipe) frequency is 20 MHz and is the same for instruction memory (clk_im). The clock ( \(\mathrm{clk} \_\)p) for the packet processing modules is 2 times faster than the clk_pipe. Clock (clk_e) for ESS is five times faster than the pipeline clock. All this can be seen from Figure 6.9 a. After the IN instruction is fetched, the ESPR.V1 starts getting the input packet in 32-bit blocks as shown in Figure 6.9b. The input packet for COUNT has the following format \(-00070004,00000001,00000000,00000001,00000000\), 00000002, 00000000, CRC.


Figure 6.9a. Simulation Output for COUNT


Start of input COUNT
Figure 6.9b. Simulation Output for COUNT (continued)

Figure 6.9 c shows the CRC and the EOP_in signal. Then the packet is checked for CRC and loc bits. Then the ESS is checked for its availability. After this checking is performed successfully, the program counter starts fetching the micro code sequence for the COUNT macro instruction.


Figure 6.9c. Simulation Output for COUNT (continued)

Figure 6.9 d shows the continuation of execution for COUNT. As this is the first packet for ESPR.V1, there is no tag placed in the ESS and therefore the GET instruction fails for that tag \((0 \times 0000000000000001)\) and jumps to location \(0 \times 14\). Then the instructions starting from location \(0 \times 14\) are executed as shown in Figure 6.9e below.


Figure 6.9e. Simulation Output for COUNT (continued)

Location 0x15 has a PUT instruction, thus useful in creating a state in ESS which later packets can retrieve, and the JUMP micro instruction at location \(0 \times 17\) makes the execution jump to location \(0 x C\). Execution continues from there, and the count value is checked whether it has reached the threshold so that forwarding of packets has to be stopped to avoid the problem of implosion. This is done by a branch condition, and as the threshold is not reached the current packet has to be forwarded to the next available node. Branch is performed in location \(0 \times \mathrm{xE}\) and it branches to location \(0 \times 20\) where the packet has to be forwarded. This is shown in the following Figure 6.9 f which proves correct execution of the COUNT macro instruction. Then the FWD and OUT micro instructions are executed and the output code for FWD (01) is given as the primary output. Also the packet is output to the output port of ESPR as shown in Figure 6.9 g and Figure 6.9h. When the entire COUNT packet is given as output, the EOP_out signal goes high to indicate the end of packet and the PRready signal goes high to indicate that the Packet RAM (PR) is ready to accept the next packets as can be shown in Figure 6.9h.


Figure 6.9f. Simulation Output for COUNT (continued)


Figure 6.9h. Simulation Output for COUNT (continued)
CRC

The next validated macro instruction was COMPARE, and to test the correct functionality the COMPARE instruction was tested after the COUNT instruction so that it can utilize the state left in ESS by COUNT. The initial stages of getting the input packet and error checking are similar to the previously-mentioned COUNT instruction and are shown as follows in Figure 6.10a and Figure 6.10b. Figure 6.10c shows the start of execution of the COMPARE packet. The GET micro instruction location 0x27 does not fail because the tag \(0 \times 0000000000000001\) carried in the packet is already associated with a value by the COUNT packet and using GET, this value is retrieved. Figure 6.10 d shows the correct execution by dropping the packet and outputting code ' 3 ' for 'DROP(ed)' packets. A branch condition (for eg.: BGE ) opcode carried in the packet is performed in location \(0 \times 2 \mathrm{E}\), on the existing value, and the value carried in the packet. Execution branches according to the condition. Thus the resultant packet gets dropped based on the condition.


Start of input COMAPRE
Figure 6.10a. Simulation Output for COMPARE


Figure 6.10b. Simulation Output for COMPARE (continued)


GET microinstruction
Figure 6.10c. Simulation Output for COMPARE (continued)


Figure 6.10d. Simulation Output for COMPARE (continued)

\subsection*{6.4 Results and Conclusions}

The ESPR.V1 will correctly operate at a frequency of 20 MHz without architectural, VHDL coding or synthesis optimizations. From the post implementation simulation results, an average COUNT packet takes 2.15 microseconds to be processed in ESPR.V1 and an average COMPARE packet takes 1.43 microseconds to be processed in ESPR.V1.

Thus, verification and validation of the final pipelined ESPR.V1 architecture was achieved by testing ESPR.V1 with example packets and testing of macro instructions using post synthesis and post implementation simulation verification/validation
techniques. Performance results have been calculated for the COUNT and COMPARE macro instructions. The ESPR.V1 system was not tested exhaustively but was validated for correct functionality for a given performance level ( 20 MHz ), for varying input packet formats with different macro instruction opcode.

\author{
in the SXX utage of ESPR. V1, the ESS. \\ 
}

The ESPR.V1 architecture described in Chapter 5 is a Four-Stage pipelined architecture with the ESS being staged with all other execution units in the EX stage of the pipeline. The ESS operated at a clock frequency five times faster than that of the pipeline clock. Because of the number of functional units and their structures in the EX stage and because of the complexity of some of these units, long signal propagation delays (latency) can occur within this stage. To overcome this problem and also to design an overall performance enhanced architecture, a second version of the ESPR architecture is designed.

The main objective in the design of ESPR.V2 is to increase the speed (performance) by which the processor can operate to meet ESP service needs. To meet this objective, study and analysis of ESPR.V1 revealed that a bottleneck lies in the EX stage of ESPR.V1 as anticipated. To reduce the bottleneck, the EX stage of ESPR.V1 was partitioned to multiple stages resulting in a deeper pipelined ESPR. The essence of improving the performance of ESPR.V1 is to hide the latency of ESS by partitioning the ESS such that it can be implemented over three stages of a pipeline. This was done in addition to other architectural adjustments resulting in a Five-Stage pipelined ESPR.V2.

The performance enhancing pipelined design of Ephemeral State Store (ESS) and hence the five stage pipelined architectural design of ESPR - ESPR.V2, is discussed in the following chapter.

\subsection*{7.1. Pipelined ESS}

In order to partition the work being done in the EX stage of ESPR.V1, the ESS, now fully in the EX stage, was transformed into a pipelined version. The flow of operations to be performed in the ESS for the 'GET' and 'PUT' instructions can be seen from Figure 4.5 of Chapter 4 . To hide the latency and to achieve the functionality needed for 'GET' and 'PUT', the operational work of ESS is distributed into three pipeline stages. The functional block diagram of ESS can be seen in Figure 7.1 and the three-stage pipelined version of ESS can be seen from Figure 7.2. Figures 7.1 and 7.2 show only a
high-level view of ESS and its pipelined version with its primary inputs and outputs. Detailed description of each stage of the pipelined ESS with supplementing diagrams and additional control signals is shown in the following sub section with Figures 7.3, 7.4 and 7.5.


Figure 7.1. High-Level Block Diagram of ESS


L1 - TM / ELTC Stage Latch
L2-ELTC / EUD Stage Lat
ELC - Empty Location Calculating block
ETC - Expiration Time Calculating block
Figure 7.2. High-Level View of Three-Stage Pipelined ESS

The first stage is the 'Tag Match (TM)' stage in which the tag to match is given as input along with the necessary operations ('GET' or 'PUT') to be performed. As all other components of ESS such as Value, Expiration Time and Empty values are placed in RAM, the second pipeline stage, called the 'Empty Location and Lifetime Check (ELTC)' stage, checks for the lifetime of the corresponding (tag, value) binding in the Expiration Time RAM if there is a tag match or checks for an empty location if it is a 'PUT' operation and there is no match. The third stage, called the 'ESS Update (EUD)' stage, updates the (tag, value) binding in ESS if it is a 'PUT' operation or retrieves a value if it is a 'GET' operation. The failure of a 'GET' operation - 'GET Failed' (GF), and failure of a 'PUT' operation - 'PUT Failed' (PF), is known from stages 1 and 2 respectively. The following sub sections describe each pipeline stage separately in detail.

\subsection*{7.1.1 Tag Match (TM) Stage}

The first stage, called the 'Tag Match (TM)' stage, contains only the CAM ( \(32 \times 64\) ) with its necessary control signals. The design of CAM and its operation has already been discussed in Chapter 4. The CAM and its control signals form the entire first pipeline stage of ESS and are shown in Figure 7.3.


Figure 7.3. CAM in Tag Match (First) Stage of Pipelined ESS
For both 'PUT' and 'GET' functionality, the tag to match is given to CAM along with the specified operation, and if there is a match, the match signal (match sig) goes high along with the corresponding 5-bit match address (match addr) in one clock cycle. The control
signals Match Enable (ME), Match Reset (MR), Write Ram (WR), Write Enable (WE) and Erase Ram (ER) are generated internally in this pipeline stage with the existing signals from this stage and control signals from the remaining two stages. 'ME' is activated on either of 'GET' or 'PUT'. This CAM is also staged in the third stage of the pipeline for updating the new tag if it is a 'PUT' operation. So the 'WR' and 'WE' signals get activated on the third stage if it is a 'PUT' operation and there is a no match in the first stage and there is an empty location for the new tag. The 'mux addr' comes from choosing between the empty address and the match address.

\subsection*{7.1.2 Empty Location and Lifetime Check (ELTC) Stage}

The ELTC stage, shown in Figure 7.4 is the second stage of the pipelined ESS. It consists of a Multiplexer (MUX) for choosing either the empty address or match address, Empty RAM, Empty Location Calculating (ELC) block, Expiration Time RAM and Expiration Time Calculating (ETC) block. All Components and control signals for the ELTC stage are shown in Figure 7.4.


ELC - Empty Location Calculating block ELC - Empty Location Calculating block
ETC - Expiration Time

\footnotetext{
Figure 7.4. Components of ELTC (Second) Stage of Pipelined ESS
}

Dependent on the tag match from the first stage, the address for the whole of ESS is chosen from the multiplexer. The operation of the ELC and ETC are the same as described in Chapter 4. If it is a 'GET' operation, and if there is a match from the first stage, the lifetime for the (tag, value) binding is checked by the ETC block by comparing the current clock value and value being read from the expiration time RAM at the match address location. 'Get Failed (GF)' is generated either from the first stage if there is no match or from the second stage if lifetime of the binding has expired. On success of 'GET', the 'mux addr' is given to the third stage for retrieving the value. If it is a 'PUT' operation and if there is a match from the first stage, the second stage checks for the expiration time to decide whether to update it in the third stage or not. On failure of a match from the first stage, empty ram is checked for an empty location to place this new (tag, value) binding in ESS. 'Put Failed (PF)' is generated in this stage if there is no match and no empty location. Writing to Empty RAM and Expiration RAM takes place in the third stage when needed, to update on a 'PUT' operation for a new (tag, value) pair and on the expiration of lifetime for an existing (tag, value) pair respectively.

\subsection*{7.1.3 ESS Update (EUD) Stage}

Figure 7.5 shows the main components of this third stage - ESS Update (EUD) stage.


Figure 7.5. Main Component of EUD (Third) Stage of Pipelined ESS

The EUD stage contains the Value RAM for retrieving the value if there is a successful 'GET' operation and for updating (writing) the value if there is a 'PUT' operation. Other components of the ESS such as CAM, Expiration Time RAM and Empty RAM are also updated here in this third stage if it is a 'PUT' operation for a new (tag, value) binding (see Figure 7.2). On account of lifetime expiry for an existing (tag, value) pair on a 'PUT' operation', only the Expiration Time RAM gets updated. No operation is performed in the third stage if 'GET' or 'PUT' fails - 'GF' or 'PF'.

Operations formally performed in five clock cycles in the original ESS organization/architecture have been transformed into a three stage pipelined ESS. The next section deals with how this three staged ESS is incorporated into the existing FourStage pipelined ESPR.V1 resulting in a Five-Stage pipelined ESPR.V2 architecture.

\subsection*{7.2. Five-Stage Pipelined ESPR.V2 Architecture}

To improve the performance of the ESPR architecture further, the ESS is pipelined as described above, and the ESPR.V1 architecture is further pipelined into ESPR.V2 architecture by including the pipelined ESS and some necessary modifications to the existing ESPR.V1 architecture. Basic operations performed by the ESPR, its functionality, and the macro and micro instructions of the already defined ISA of ESPR.V1 will remain the same for ESPR.V2.

ESPR.V2 is a Five-Stage pipelined architecture with Instruction Fetch (IF), Instruction Decode (ID), Instruction Execute/Tag Match (ETM), Branch Detection/Life Time Check (LTC), and ESS/Register Update (UD) stages allowing 5 instructions to be active in the pipeline at the same time. Figure 7.6 shows the ESPR.V2 pipelined microarchitecture. The IF and ID stages of ESPR.V2 are similar to that of ESPR.V1. The EX stage of ESPR.V1 is split into two execute stages resulting in stages - ETM and LTC in ESPR.V2. The WB stage of ESPR.V1 is transformed into the UD stage of ESPR.V2 for updating both the register file and the ESS. All sequential functional units, including the ESS components in each stage, operate at a Master Clock ( MC - clk_pipe) frequency and the Packet RAM operates at twice the MC frequency to enable proper packet processing. The architecture contains full hazard detection and elimination capability in addition to exception handling capability similar to that of ESPR.V1.


The Micro Controller in the ID stage generates required control signals for all remaining functional units in the ETM, LTC and UD stage. The ETM stage consists of the first stage of pipelined ESS - the CAM, and other execution units like ALU, Shifter, Packet Processing unit, registers related to packet processing module such as Flag Register (FLR) and Output Code Register (OCR), Micro Opcode Register (MOR), Forwarding Unit to eliminate the hazards and some multiplexers. Values read from the ID stage register files, sign extend value or forwarded values from the ETM or LTC stage are given to the ALU and Shifter for arithmetic, logical and shift operations. The Forwarding unit is used to provide control signals to the Forward Multiplexers to choose input values for the ALU, Shifter, Packet Processing Module (for 'STPR' micro instruction) and for the CAM.

The Packet Processing Unit of the ETM pipeline stage consists of a Packet RAM (PR), Packet Processing Unit Controller, Cyclic Redundancy Check (CRC) calculation unit and processing modules for Load From Packet RAM (LFPR) and Store To Packet RAM (STPR) instructions. A high-level functional view of the Packet Processing Unit is shown in the following Figure 7.7.


Figure 7.7. High-Level View of Packet Processing Unit

The Controller in the Packet Processing unit generates the necessary control signals for the PR, CRC module and for the processing module for LFPR and STPR instructions. The PR is 32 bits wide to hold the incoming packets in 32-bit blocks in each clock cycle and 128 bits deep to hold the maximum packet size, and can be extended to any size deeper without any change in the existing design. As PR is 32 bits wide, it takes 2 clock cycles for both LFPR and STPR instructions to handle 64 bit data, and so the whole of the packet processing module operates at twice the frequency of the ESPR.V2 pipeline frequency (clk_pipe). The CRC calculation module checks the CRC of incoming packets to precede the further operation of ESP macro instructions. It also calculates CRC for the outgoing ESP packets and places this at the end of the packet before giving it to the output port

Depending on the micro instructions, the Micro Controller in the ID stage of Figure 7.6 generates the Flag Register code to be placed in FLR and PR and Output Code to be placed in the OCR. The control signals needed for the ETM, LTC and UD stages and necessary inputs to the ETM stage are placed in the ID/ETM pipeline register for further operations of the current micro instruction. The Fourth stage, the LTC stage, holds the Branch Detection Unit and the second stage of ESS. The instruction following either a 'PUT' or 'GET' is always the Branch on PUT Failed ('BPF') or Branch on GET Failed ('BGF') instructions respectively. The branch detection unit placed in this stage makes use of the 'Put Failed (PF)' or 'Get Failed (GF)' from the second stage of ESS to make the branch decision. Inputs to the branch detection unit come from either the register files or from the ETM stage. The control signals for the LTC and UD stage are forwarded from the ETM stage pipeline register to ETM/LTC and LTC/UD registers respectively. The final stage, the UD stage, holds the third stage of ESS for updating Value RAM and CAM or retrieving from the Value RAM. Write Back to register files either from the previous stages or from value RAM also happens in this stage.

\section*{Chapter Eight}

VHDL Design Capture of ESPR Architectures

Use of a Hardware Description Language (HDL) is one of the best ways to describe a system to make the design vendor-independent, reusable and retargetable. And downloading the HDL design of a system to a FPGA chip makes it more convenient for systems that require reconfigurability. There are various ways of coding using HDLs including Behavioral Coding Style, Register Transfer Level (RTL) coding style and GateLevel Coding Style. Behavioral level Coding Style used to describe a system is the easiest method and is also easy to understand. But the synthesizing and implementing CAD tool may not synthesize and implement this design to operate as needed. Necessary modifications can be made in the existing behavioral design or coding styles can be combined to make the CAD tool implement the design in a silicon chip efficiently. After the architectural design of the ESPR has been developed, most time is spent in design description using VHDL for the functional modules, ways to ameliorate them and the application of constraints on the existing design using the CAD tool for improvement in functional and timing performance. This Chapter discusses the HDL design approach used in describing the ESPR architecture, ways of initializing memory on chip and the constraints that can be applied to the design. Design capture of both ESPR.V1 and ESPR.V2 architectures was done using Xilinx Foundation 4.2i CAD tools, using VHDL as a description language and the described ESPR was implemented to a Virtex FPGA chip. The design was then synthesized and post-synthesis simulated for functional validation and then implemented (virtual prototype) to the FPGA chip and postimplementation simulation tested for timing and performance validation.

\subsection*{8.1 Design Partitioning and Design Capture}

Most of the functional units of the ESPR are described using behavioral level and a combination of behavioral and RTL level code whenever needed. Gate level coding style is also used for some modules to achieve the exact desired functionality on chip. The whole of ESPR.V1 and ESPR.V2 is designed based on a bottom-up, hierarchical and modular approach. Since the design of the pipelined architectures involved many
functional units, it was necessary to design and test the individual lower level modules before using them to design a whole processor. And so the whole design of ESPR is partitioned into separate stages, and it became easy to separate them on the basis of their pipeline stages. Bottom-up and hierarchical level coding is needed in such a design of interfacing separate functional modules, and it has to be made sure that each of the low level modules function correctly. The modular approach also helps to separate out individual modules and to reuse them if they have identical functionality. Figure 8.1 and Figure 8.2 illustrate how the code was laid out at a high level for ESPR.V1 and ESPR.V2 and the organization of functional units in the individual pipeline stages are shown in the following figures.


Figure 8.1. High-Level Hierarchy of ESPR.V1

ESPR.V2 has the same functional hierarchy as that of ESPR.V1 except the EX stage is split into Execute/Tag Match (ETM) stage and Branch Detection and Lifetime Check (LTC) stage, and the WB stage is transformed into the updating stage for ESS and Register files - ESS/Reg. Update (UD) stage.


\section*{Figure 8.2. High-Level Hierarchy of ESPR.V2}

The 4-stage functional components of ESPR.V1 and the 5 -stage functional components of ESPR.V2 are shown in the following figures, Figure 8.3 through Figure 8.10. The detailed hierarchies of the HDL design of both the architectures are illustrated here to show the complexity involved in the pipelined processor design of these special purpose architectures. At most, care is taken in the HDL description of individual functional modules and they are optimized for speed on-chip rather than the area of the chip. After
successful synthesis, simulation and implementation, the performance and the area occupied by the design in the chip are compared. Figure 8.3 and Figure 8.4 shows the hierarchy of the IF and ID stage functional components respectively that are utilized by both ESPR.V1 and ESPR.V2.


Figure 8.3. High-Level Hierarchy of IF Stage for both ESPR.V1 and ESPR.V2


Figure 8.4. High-Level Hierarchy of ID Stage for both ESPR.V1 and ESPR.V2
Instruction memory in the IF stage was initially designed using the Lookup Tables (LUT) of the Virtex FPGA in ESPR.V1 design and later modified to use the core block RAM available on chip to give a significant performance improvement in memory design.

Various options for designing the register files GPR, TR and VR of the ID stage were studied, coded in VHDL and tested and an optimized final design is used in the ESPR.V1 and ESPR.V2 architecture. The following Figure 8.5 and Figure 8.6 shows the high level hierarchy of EX and WB stages of ESPR.V1 respectively.


Figure 8.5. High-Level Hierarchy of EX Stage of ESPR.V1


Figure 8.6. High-Level Hierarchy of WB Stage of ESPR.V1
The Packet Processing unit and ESS of the EX stage have their own internal functional components that can be seen from the previous chapters. They are not shown here. The
packet processing unit is the same for both architectures, ESPR.V1 and ESPR.V2. The whole of ESS placed in the EX stage of ESPR.V1 is split into three stages in ESPR.V2 as can be seen from the high-level hierarchy of the ETM, LTC and UD stages of ESPR.V2. Figures 8.7, 8.8 and 8.9 illustrate the ETM, LTC and UD stages of ESPR.V2 respectively.


Figure 8.7. High-Level Hierarchy of ETM Stage of ESPR.V2


Figure 8.8. High-Level Hierarchy of LTC Stage of ESPR.V2


Figure 8.9. High-Level Hierarchy of UD Stage of ESPR.V2
8.2 Initializing the Memory Contents

Using the Xilinx CAD tool, there are various ways to describe a memory unit using HDLs. The design of a memory module can be either hard coded as array structure storage, or by using the stack of an already existing RAM module primitive which can be implemented as LUTs on chip, or by using the block core RAM memory available. Out of the three ways described above, the usage of core RAM turned out to be the most efficient and resulted in higher performance of the ESPR. Table 8.1 provides the detailed comparison chart for both designs of instruction memory using LUTs versus Block RAM design.

\section*{Table 8.1. Comparison of designs for Instruction Memory}
\begin{tabular}{|l|l|l|}
\hline Parameters & LUT Design & Block RAM Design \\
\hline Frequency (MHz) & 27.59 & 63.9 \\
\hline Delay (ns) & 24.37 & 7.10 \\
\hline Block RAMs Used & 0 & 4 \\
\hline Gate Count & 136,553 & 67,333 \\
\hline Number of Slices & \(730 / 19,200(3 \%)\) & \(87 / 19,200(1 \%)\) \\
\hline
\end{tabular}

LUT and Block RAM design were used in testing the design of the instruction memory and the above performance results were obtained. As required by the ESPR design, the instruction memory has to be preloaded with micro instruction sequences that represent Macro code of ESP service. For that, the instruction memory needs to be initialized with the contents - here in this case, the micro instruction sequences. More time was spent in determining and finding ways [17] to initialize the memory contents using Xilinx HDL CAD tool.

One easy way is to write the contents into memory and then read them out, while performing the necessary simulation. Xilinx provides a way to edit the memory contents in the simulation editor before performing the simulation. These two ways tend to be fruitless. It is because the micro instruction sequences that must be in memory to provide any ESP service is huge and occupies up to nearly 256 instruction memory locations. So it is troublesome to write each and every micro instruction while performing the simulation, and also difficult to edit the contents each time on simulation. There is one other way in which the memory can be initialized by writing using the constraints editor [17] provided by Xilinx. The same method can also be done by means of writing an external constraints file prior to synthesis of the whole design or can be written in the VHDL design file for the instruction memory. The following description shows these two ways of initializing the instruction memory.

\subsection*{8.2.1. Initializing a RAM Primitive via a Constraints File}

A 'NCF' (Netlist Constraints File) - 'filename.ncf' is used to initialize the memory contents. The NCF file must have the same root name as the input netlist (e.g., if the input netlist name was 'inst_mem.edf' then the NCF file should be named as 'inst mem.ncf', and the instance name(s) of the RAM primitive should also be known. It should be written in the NCF file as follows,

\section*{INST instname INIT \(=\) Value}
where 'instname' is the instance name of the RAM. This must be a RAM primitive, enclosed in quotes and 'Value' is a hexadecimal number.

For example, if the instance name of 'RAM32x1s' primitive is 'RAM1' then the contents of 'RAM1' could be set in the NCF file by placing the following line in a NCF file.

\section*{INST "RAM1" INIT = ABCD0000;}

The following example gives a clear picture of how initializing the instruction memory can be done using the way described above. Consider the following instruction sequence to be initialized into memory.

\section*{MOV R3, R1 - 1C61000001000000 (Eq. HEX Value for instruction) ADD R4, R3, R3-2483180001000000 ADD R5, R4, R3-24A4180001000000}

The hexadecimal numbers on the right is the equivalent value for the micro instructions on the left, and the 64 -bit values are laid out in order of ( 63 down to 0 ). Figure 8.10 shows the contents of the NCF file for the above sequence. The instance name "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/R320/R321" describes the level of hierarchy with the top level module 'esprcomp' in the left and the lowest level module 'R321' at the end.

\subsection*{8.2.2. Initializing a Block RAM in VHDL}

The block RAM structures can be initialized in VHDL for synthesis and simulation. The VHDL code uses a 'generic' to pass the initialization. The generic types re not supported by the present day Synopsys FPGA compiler, and a built-in dc_script e.g., translate_off) is used to attach the attributes to the RAM. The following Table 8.2 illustrates the RAM initialization properties to be used along with the generics in VHDL igure 8.11 shows the example instruction sequence starting from address location zero or the VHDL code described below. Figure 8.12 shows an example VHDL code for initializing the block RAM for the instruction memory.

NST "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/R3223/R321" INIT=00000000 NST "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/R3224/R321" INIT=00000007; INST "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/R3225/R321" INIT=00000000;

INST "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/R3243/R321" INIT=00000006; INST "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/R3244/R321" INIT=0000000 NST "esprcomp/IFFLL/pipecomp/instrmemnew/IMEM/R3245/R321" INIT=00000000; strmemnew/IMEM/R3246/R321" INIT=00000000 NST "esprcomp/IFFUL /ifpipecomp/instrmemnew/IMEM/R3247/R321" INIT=00000000; NST "esprcomp/IFFULL/ifpipecomp instrmemnew/IMEM/R3248/R321" INIT=000003; NST "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/R3250/R321" INIT=0000000 pp/instrmemnew/IMEM/R3251/R321" INIT=0000000 NST "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/R3252/R321" INIT=0000000 NST "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/R3253/R321" INIT=0000000 NST "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/R325/R321 INIT=000000 INST "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/325/R321" INIT=00000060 INST "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/R3257/R321" INIT=00000000; NST "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/R3258/R321" INIT=00000007, INST "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/R3259/R321" INIT=00000001, INST "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/R3260/R321" INIT=0000000 INST "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/R3261/R321" INIT=0000000 NST "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/R3262/R321" NST "esprcomp/IFFULL/ifpipecomp/instrmemnew/IMEM/R3263/R321" INIT=00000000;

Figure 8.10. NCF file for Initializing Instruction Memory

Table 8.2. Block RAM Initialization Properties
\begin{tabular}{|l|l|}
\hline Property & Memory Cells \\
\hline INIT_00 & \(255-0\) \\
\hline INIT_01 & \(511-256\) \\
\hline\(\ldots \ldots \ldots .\). & \(\ldots \ldots \ldots .\). \\
\hline\(\ldots \ldots \ldots \ldots\). & \(\ldots \ldots \ldots\). \\
\hline INIT_0F & \(4095-3840\) \\
\hline
\end{tabular}
\[
\begin{aligned}
& \text { IN PKT } \\
& \text { NOP } \\
& \text { MOVI R4, 1 } \\
& \text { ADD R5, R4, R3 } \\
& \text { MOV TR1, R5 } \\
& \text { MOOV VR1, R5 } \\
& \text { PUT TR1, RR1 } \\
& \text { BPF ADDR1 ( } 0 \text { P41) } \\
& \text { NOP } \\
& \text { NOP } \\
& \text { LFPR < } 0 \text { 3> TR1 } \\
& \text { GET TR1, VR1 } \\
& \text { BGF ADDR2 (0X1B) } \\
& \text { NOP } \\
& \text { NOP } \\
& \text { INCR R4, VR1 }
\end{aligned}
\]

\section*{Figure 8.11. Example Micro Instruction Sequence}
```

- Instruction Memory Design using Block RAM
1ibrary IEEE;
use IEEE.std_logic_1164.all
--synopsys transl
library unisim;
use unisim.vcomponents.all;
--synopsys translate_on;
entity INSTMEM is
port(clk, we, en, rst: in std logic;
port(clk, we, en, rst: in sta_(7 downto 0);
inst_in: in std_logic_vector(63 downto 0),
inst_in: in std_logic_vector(or(63 downto 0));
end entity INSTMEM;
architecture behavioural of INSTMEM is
component RAMB4_S16 is
COm(ADDR: in std lomic (7 downto 0),
CLK: in std logic
CLK: in std logic;
DI: in sta_-\ogic_\overline{Cvector(15 downto 0);}
EN, RST, WE: in std_logic)
end component RAMB4_S16;

```

Figure 8.12. VHDL Code for Instruction Memory using Block RAM
```

attribute INIT_00: string
attribute INIT_01: string;
attribute INIT_02: string
attribute INIT_03: string
attribute INIT-05: string
attribute INIT_06: string
attribute INIT_07: string
attribute INIT_08: string
attribute INIT 09: string
attribute INIT_0A: string
attribute INIT_OB: string;
attribute INIT_0C: string
attribute INIT OD: string
attribute INIT_OF: string
attribute INIT 00 of Instram 0 , label
" $0000000000000 \overline{6} \mathrm{CO} 0000000 \mathrm{c} 00000000010400000000000000000004000000000 \mathrm{O}$;
attribute INIT 00 of Instram 1 : label is
"0100000000000000800000000000000000000000810001000100010000000000", attribute INIT 00 of Instram 2 : label is "2C80000000008000780054000000000084007C001C051C0524A4208000000400";
begin
begin
Instram0: RAMB4_S16
-synopsys translate_off
GENERIC MAP (INIT $000=$
区"00000000000006c
--synopsys translate_on
(
Instram1: RAMB4_S16

- -synopsys translate off
GENERIC MAP
X"0100000000000000800000000000000000000000810001000100010000000000") --synopsys translate_on
(31 downto 16), DO=>inst out (31 port map (ADDR=>adar, cLK $=>c 1 k$, $\mathrm{DI=>}=$
Instram2: RAMB4_S16
--synopsys translate_off

```

``` x"000100000000000000410 --synopsys translate_on downto 32), EN=>en, RST=>rst, WE=>We);
Instram3: RAMB4 S16
--synopsys translate off
```



```
(63 downto 48) EN=>en, RST=>rst, WE=>we); downto 48 ), \(\mathrm{EN}=>\mathrm{en}, \mathrm{RS}=>\mathrm{Cl}\),
end architecture behavioural
```

Figure 8.12. VHDL Code for Instruction Memory using Block RAM (continued)

### 8.3 Timing Constraint

The Xilinx 4.2i Foundation CAD tool provides a means (constraints editor) for specifying constraints for timing, placement, mapping, routing etc., on the specific design to provide some performance improvements in terms of area and/or speed of the design. It is up to a designer to consult the Xilinx Constraints Guide [17] and apply their own needed constraints to the design. The constraints can be externally specified using a 'UCF' (User Constraints File) or can be described using the constraints editor. In the ESPR architecture design, only timing constraints of specific extent were applied to ESPR.V1 and ESPR.V2 to determine the performance. And it is believed that, more ptimum performance of any design can be obtained by applying more tight constraints at the expense of longer synthesis and implementation time.

## Post-Implementation Simulation Validation of ESPR.V2 Architecture

Following the design layout and design description of the ESPR.V2, the next step is to synthesize and simulate the design. After HDL post-synthesis simulation to validate functional correctness, and prior to implementing and prototyping the design on a FPGA prototype board, the ESPR.V2 has to be validated for both functional and timing (performance) correctness via Post-Implementation simulation. This process is referred to as virtual hardware prototyping as it involves timing validation of the system. This section presents the Post-Implementation HDL simulation validation of the ESPR.V2 architecture. Simulation results are presented in a step-by-step fashion. The ESPR.V2 was first simulated executing single micro instructions to validate their correct functional and timing operations. The ESPR.V2 architecture was then simulated executing short sequences of micro instructions. Lastly, it was validated that the ESPR.V2 architecture correctly executes all macro instructions for which it was developed to execute. Post Implementation simulation validation of the architectural design was performed on a PC (Personal Computer) system - Pentium III 550 MHz Processor, with Windows 2000 platform and 640 MB (Megabytes) of RAM memory. The utilized HDL simulator is contained within the Xilinx Foundation 4.2i CAD tool set utilized during this research project. The logic resources utilized in the Xilinx Virtex2 - 4000 FPGA chip to implement the described ESPR.V2 architecture is given in the following Table 9.1.

Table 9.1 Logic Resources Utilization for ESPR.V2 Architecture

| Resources | Utilization |
| :--- | :--- |
| 4 Input LUTs | 5,902 |
| Flip flops | 916 |
| Block RAMs | 33 |
| Equivalent System Gates | $2,256,291$ |

9.1 Validation of Correct Execution of Single Micro Instructions

All the micro instructions described for the ESPR.V2 architecture were tested separately for their functional and timing correctness. The individual pipeline stages for each instruction were also tested for proper generation of control and data signals. This section presents two micro instructions flowing through the five pipeline stages to show correct execution in all stages. The first micro instruction to be presented is the Shift Right (SHR) micro instruction in the following Figures 9.1a and 9.1b. The micro instruction with its equivalent Hex. Format is given as,

## SHR R7, R4, 1-48E4000001000001 (Hex. Format)

From Figure 9.1a, after the Instruction Fetch (IF) stage at approximately $10 \mu \mathrm{~s}$, the SHR instruction is read out from 'instchk' value. Prior to that, a value of ' $0 x A$ ' is written into register R4 using the 'MOVI' micro instruction to be used by the 'SHR' instruction to result in a value of ' $0 \times 5$ ' in register R7. The opcode for the SHR instruction ( $0 \times 12$ ) is decoded and read from the 'op2o' variable at the end of the Instruction Decode (ID) stage at approximately $12 \mu \mathrm{~s}$. The Shifter is placed in the ETM stage of ESPR.V2 and the value of ' 0 xA ' from register R 4 is shifted right by one position as specified by the instruction and a value of ' $0 \times 5$ ' is read out from the ETM stage


Figure 9.1a. Simulation Output for SHR Micro Instruction

Figure 9.1b shows the continuation of the simulation output of the SHR micro instruction. The LTC stage passes the data value of ' $0 x 5$ ' and the value is written back to register R7 during the UD stage. This can be seen from the value also being read out by the variable 'GPR12o' of Figure 9.1b at approximately $18 \mu \mathrm{~s}$.


## Figure 9.1b. Simulation Output for SHR Micro Instruction (continued)

Figures 9.2a and 9.2b show another micro instruction - 'Load From Packet RAM (LFPR)'. This instruction utilizes the packet processing unit. LFPR with its hexadecimal code is given as,

## LFPR <Off - 3> TR1 - 54000060000000C0

The instruction is fetched and the opcode is decoded similar to the previous SHR micro instruction as can be seen from Figure 9.2a. In Figure 9.2a, 'clk_p' is the clock used within the packet processing unit that operates at twice the frequency of 'clk_pi' (pipeline clock frequency of ESPR.V2). During the ETM stage, the value of ' 0 x 1 ' from the Packet RAM at offset ' 3 ' is retrieved in two clock cycles (clk_p) of 32-bit values each, that starts from nearly $34.5 \mu$ s from the variable 'po' and the ETM stage outputs a 64 -bit value of ' 0 x 1 ' from packet processing unit at $36 \mu \mathrm{~s}$.


Figure 9.2a. Simulation Output for LFPR Micro Instruction
Figure 9.2b shows the continuation of the simulation output for the LFPR instruction. At $38 \mu \mathrm{~s}$, the output value for the LFPR instruction is passed through the LTC stage and during the UD stage the value of ' $0 \times 1$ ' ' is written to the tag register TR1.


Figure 9.2b. Simulation Output for LFPR Micro Instruction (continued)

### 9.2 Small Micro Program and Individual Functional Unit Testing of ESPR.V2

In the testing process of ESPR.V2, validation of proper execution of single micro instructions was first achieved and will be followed by the validation of small micro program sequences. This section presents the validation of two small program sequences and a couple of instructions which also validates the functionality of main individual functional units such as the ALU Unit, Packet Processing Unit and ESS. As ESPR.V2 is a five-stage pipelined processor, micro program sequences explained below have hazards, and the following simulation results also validate the hazard detection unit and forwarding unit that eliminates the hazards.

### 9.2.1 Validation of ALU Unit and JMP Instruction of ESPR.V2

Figure 9.3 shows the micro instruction program sequence used to validate the ALU unit and JMP instruction and also provides an example to test the forwarding unit. The micro instruction memory is preloaded with the bit patterns for this instruction sequence. As can be seen from the program sequence, a data hazard arises when the next instruction in sequence in the ID stage wants to read the new value before the data is written into the same hazard prone register in the UD stage. The forwarding unit of ESPR.V2 takes care of the hazardous situation by forwarding the needed value either from the ETM stage or the LTC stage to the input of the ETM stage

> 0. MOVI R3, 1-2060000001000040 Data Hazard - R3
> 1. ADD R4, R3, R3 2483180001000000 Data Hazard - R4
> 2. ADD R5, R4, R3-24A4180001000000
> 3. JMP 32h -700000000000 C 80

## Figure 9.3. Program for Validating ALU Unit and JMP Instruction

The following Figures 9.4 a and 9.4 b show the Post-Implementation simulation validation for the above program sequence.


Figure 9.4a. Simulation Output for ALU Unit and JMP Instruction Validation


Figure 9.4b. Simulation Output for ALU Unit and JMP Instruction Validation (continued)

The instructions before the 'JMP' instruction were executed correctly, and as the 'JMP' instruction is encountered, it is identified in the ID stage and the Program Counter (PC) is loaded with the JMP address $(0 \times 32)$ and the execution is continued from there on.

### 9.2.2 Validation of Packet Processing Unit of ESPR.V2

This section shows the simulation results for validating the packet processing unit using IN and OUT micro instructions instead of a sequence of instructions. Instructions that utilize the Packet Processing unit are Load From Packet RAM (LFPR), Store To Packet RAM (STPR), IN and OUT. As LFPR has already been discussed in the previous section, this section discusses the IN and OUT instruction to validate the Packet Processing unit. Figures 9.5 a and 9.5 b show the Post-Implementation simulation output of the initial and final segment for the IN instruction and Figures 9.6a and 9.6b show the result for the OUT instruction.


Figure 9.5a. Simulation Output for Packet Processing Unit (IN) Validation

After the IN instruction is fetched from memory, the IDV signal in the ETM stage has to be high for two Packet Processing unit clock cycles (clk_p) and then the input packet from the Input Packet RAM is fetched in 32-bit blocks in each pipeline clock (clk_pi). As can be seen from Figure 9.5a, the AK (Acknowledge) signal goes high on receiving each 32 -bit block of the input packet.

Figure 9.5 b shows the final segment of the IN instruction. The end of the input packet is determined by the EPi (End of Packet Input) signal going high, when receiving the Cyclic Redundancy Check (CRC) for the packet. On receiving the CRC for the input packet, the CRC calculation unit performs the CRC check for the entire packet and the execution for the corresponding ESP packet continues from there on.


## Figure 9.5b. Simulation Output for Packet Processing Unit Validation (continued)

The following Figures 9.6a and 9.6b illustrate validation of the OUT instruction of the Packet Processing unit.


Figure 9.6a. Simulation Output for Packet Processing Unit (OUT) Validation


Figure 9.6b. Simulation Output for Packet Processing Unit Validation (continued)
The Load Output RAM ('ldor') signal goes high at the ETM stage on executing the OUT instruction and it goes high for each block as the packet is output in 32 -bit blocks. The End of Output Packet signal goes high on receiving the CRC (final 32-bit block) of the packet and the Packet RAM Ready (PRr) signal goes high indicating the Packet RAM is ready to receive input packets.
9.2.3 Validation of ESS of ESPR.V2

Figure 9.7 shows the micro program sequence for the ESPR.V2 ESS validation.
0. MOVI R4, $1-2080000001000040$

Data Hazard - R4

1. ADD R5, R4, R3-24A4180001000

Data Haz
2. MOV TR1, R5 $5-1$ C05006001000000
3. MOV VR1, R5 $\uparrow$ C05000181000000

Data Hazard - VR
4. PUT TR1, VR $\leftarrow-7$ C 00004100000000
5. BPF $41 \mathrm{~h}-8400000000001040$
6. NOP - 48E4000001000003
8. GET TR1, $\frac{-1}{\sqrt{R} 1-7800004180000000}$
9. BGF $1 \mathrm{Bh}-80000000000006 \mathrm{C} 0$

## Figure 9.7. Program Sequence for Validating ESS

To get a value into the tag and value registers for performing the 'PUT' operation, a series of ALU operations were performed initially and then a 'PUT' is invoked to place a specific (tag, value) pair in ESS. The LFPR instruction is used to get a tag value into the tag register TR1 from the packet which was previously placed in Packet RAM using the IN instruction. Later a 'GET' operation is performed to retrieve the value bound to the tag. Figures $9.8 \mathrm{a}, 9.8 \mathrm{~b}, 9.8 \mathrm{c}$ and 9.8 d show the Post-Implementation simulation output for the ESS Validation via the above program sequence.


Figure 9.8a. Simulation Output for ESS Validation


Figure 9.8b. Simulation Output for ESS Validation (continued)


Figure 9.8c. Simulation Output for ESS Validation (continued)


Figure 9.8d. Simulation Output for ESS Validation (continued)

### 9.3 Validation of Macro Instructions of ESP on ESPR.V2

After successful validation of individual micro instructions and testing of individual functional units, the goal is to now validate the ESP macro instructions. All five macro instructions were validated through virtual prototype simulation. This section concentrates on only four of the macro instructions - COUNT, COMPARE, RCHLD and RCOLLECT. These are the four macro instructions used in the ESP applications described in Chapter 2.

Figures 9.9a through 9.9f show the simulation validation output for the COUNT Macro instruction. Figure 9.9a shows the initiating packet sequence blocks for COUNT. A different sequence of micro instructions (not shown) is executed before the execution of the COUNT macro instruction to place a (tag, value) pair in ESS. This avoids the failure (ESS) of the initial 'GET' micro instruction in the sequence of micro instructions for COUNT (see Figure 3.11) as can be seen from Figure 9.9b.


Figure 9.9a. Simulation Output for Validation of COUNT Macro Instruction


## Figure 9.9b. Simulation Output for Validation of COUNT Macro Instruction (continued)

The execution continues followed by the 'INCR' and 'PUT' micro instructions. As a binding is already placed in ESS indicating that a 'COUNT' packet has already passed through this node earlier, the current packet increments the ESS value to include its coun of passage through the node. Then the ESS state is updated to this value by a 'PUT' micro instruction as shown in Figure 9.9c.


Figure 9.9c. Simulation Output for Validation of COUNT Macro Instruction (continued)

Then a threshold check is performed between a value carried in the packet and the value in the ESS. The value carried in the packet, ' $0 x 02$ ' at offset ' 4 ' is retrieved using a
'LFPR' instruction as shown in Figure 9.9d. The current binding in the ESS for tag 'TR1' has a value of ' $0 \times 02$ ', the incremented value. A 'BGE' instruction is invoked as shown in Figure 9.9 d to perform the threshold check for COUNT. The values are equal indicating the threshold is reached, so the packets are forwarded to the next node as shown in Figure 9.9e. Figure 9.9 f shows the final segment of the resultant output packet being forwarded.


Figure 9.9d. Simulation Output for Validation of COUNT Macro Instruction (continued)


Figure 9.9e. Simulation Output for Validation of COUNT Macro Instruction (continued)


Figure 9.9f. Simulation Output for Validation of COUNT Macro Instruction (continued)

The next macro instruction to be validated is the COMPARE instruction. Figure
9.10a shows the fetching of the IN micro instruction and initial segment of the 32 -bit input packet blocks.


IN instruction $\begin{array}{llll}\text { IDV signal going } \\ \text { high }\end{array}$ ACK signal $\quad$ Input packet blocks
Figure 9.10a. Simulation Output for Validation of COMPARE Macro Instruction

Tag TR1 ( 0 x 01 ) is retrieved from the packet using the 'LFPR' instruction and the following 'GET' instruction for this tag fails as can be seen from Figure 9.10b. Then a value ( $0 \times 02$ ) is obtained from the packet to bind with the tag TR1 using the 'PUT' instruction as shown in Figure 9.10c. Then the packet is forwarded to the next ESP capable node as shown in Figures 9.10 d and 9.10 e with the output code set to 0x01 (FWD).


Figure 9.10b. Simulation Output for Validation of COMPARE Macro Instruction (continued)


Figure 9.10c. Simulation Output for Validation of COMPARE Macro Instruction (continued)


Figure 9.10d. Simulation Output for Validation of COMPARE Macro Instruction (continued)


## Figure 9.10e. Simulation Output for Validation of COMPARE Macro Instruction (continued)

Figure 9.11a shows the initiating packet block sequence for the RCHLD macro instruction on execution of the IN instruction and Figure 9.11 b shows the ending sequence of the input packet block with the CRC.


Figure 9.11a. Simulation Output for Validation of RCHLD Macro Instruction


## Figure 9.110. Simulation Output for Validation of RCHLD Macro

 Instruction (continued)To avoid the initial failure of the 'GET' instruction in the ESS, a value for the tag (TR2) (can be seen from the micro instruction sequence representation for 'RCHLD' from

Figure 3.14 of Chapter 3) is written into ESS (using a sequence of micro instructions) to make the RCHLD macro instruction execute a different and more extensive set of micro instructions that represent it. Then, the initial checks for availability of ESS and CRC check are performed and the initiating micro instruction sequence for the RCHLD instruction is fetched from the preloaded instruction memory as shown in Figure 9.11c.


## Figure 9.11c. Simulation Output for Validation of RCHLD Macro Instruction (continued)

The GET instruction does not fail retrieving the identifier bitmap value as can be seen from Figure 9.11 d , because of the external PUT instruction which placed a (tag, value) pair in the ESS. The sequence continues executing until it encounters another GET instruction (for counting the passing packets) where it fails as shown in Figure 9.11e.


## Figure 9.11d. Simulation Output for Validation of RCHLD Macro Instruction (continued)



Figure 9.11e. Simulation Output for Validation of RCHLD Macro Instruction (continued)

The instruction sequence continues executing as it can be followed from the micro instruction representation of the RCHLD macro instruction (see Figure 3.14). Finally a 'BGE' instruction is executed which checks the threshold value to either FWD or DROP the packet. The value of the input packet block at offset $0 \times 9$ is $0 \times 4$ (threshold). This value is placed in register R4 using the LFPR instruction which is not shown here. The value from register VR1 ( 0 x 1 ) is moved into register R5. When a 'BGE R4, R5 2Ch instruction is executed, the value of R4 is greater than R5 indicating the threshold is not reached and the packet has to be forwarded. The instruction execution branches to address $0 \times 2 \mathrm{C}$ as can be seen from Figure 9.11f.


Figure 9.11f. Simulation Output for Validation of RCHLD Macro
Instruction (continued)

Then a STPR instruction is executed at address $0 \times 2 \mathrm{C}$ followed by a FORWARD and an OUT, that can be shown in Figures 9.11 g and Figure 9.11 h . The CRC of the output packet is different from the input packet because of the STPR instruction.


Figure 9.11 g . Simulation Output for Validation of RCHLD Macro Instruction (continued)


Figure 9.11h. Simulation Output for Validation of RCHLD Macro Instruction (continued)

RCOLLECT is the macro instruction which requires execution of most of the micro instructions of ESPR.V2. The following description briefly explains the PostImplementation validation of the RCOLLECT macro instruction of ESP. Figure 9.12a
shows the initial input packet for the RCOLLECT macro instruction. Figure 9.12 b shows the initiating sequence of micro instructions to implement the functionality of RCOLLECT macro instruction.


Figure 9.12a. Simulation Output for Validation of RCOLLECT Macro Instruction
After the ESPR is switched on, the Packet RAM is loaded with the input packets for the corresponding macro instruction. The packet is then checked for CRC and other checks such as whether the ESS is full etc. After these checks are performed successfully, the program counter starts fetching the micro code sequence for the RCOLLECT macro instruction as shown in Figure 9.12b. Similar to the previous RCHLD instruction, a (tag, value) pair is placed in the ESS prior to the fetching of the initiating sequence for RCOLLECT, and so the GET instruction in Figure 9.12b does not fail and continues execution from there on. The second GET fails and it executes till JMP instruction in the ADDR2 ( $0 \times 26$ ) block because R4 has a value of zero. Then it fails in the GET instruction in ADDR3 ( $0 \times 1 \mathrm{~B}$ ) block and branches to ADDR5 ( $0 \times 2 \mathrm{~B}$ ) block. In the ADDR5 block,
the execution of 'BEQ R10, R11, ADDR7' fails because R10 has a value of $0 \times 1$ from VR1 and R11 has a value of $0 \times 0$ from VR2 and so the packet gets dropped as can be seen from Figure 9.12c.


Figure 9.12b. Simulation Output for Validation of RCOLLECT Macro Instruction (continued)


Figure 9.12c. Simulation Output for Validation of RCOLLECT Macro Instruction (continued)

## Chapter Ten

## Conclusions and Future Research

The main goal of this thesis research was to develop and validate a hardware processor architecture for implementing ESP service, using PLD technology into network routers. The goal was achieved by studying the concepts of ESP, developing a "lightweight ISA" ( 37 micro instructions) for the existing macro level instruction set of ESP, and then developing ESPR architectures (ESPR.V1 and ESPR.V2) to implement the micro-instructions of the developed ISA. Both architectures were validated via HDL post-synthesis and post-implementation simulation testing. It is felt the developed set of 37 micro-instructions of the ISA of both architectures should be sufficient in number and functionality to support a much larger and extensive macro level instruction set one may use to support ESP.

The second version of the ESPR architecture - ESPR.V2, was designed with increasing performance over that of ESPR.V1 as a goal and the aim was achieved. ESPR.V1 could operate at a frequency of 20 MHz with some timing constraints applied. On the other hand ESPR.V2 - the five-stage pipelined architecture, could operate at 30 MHz in the same technology FPGA chip. The performance improvement was achieved strictly from architectural enhancements to ESPR.V1. A comparison graph of performance of both the architectures and their main functional units are shown in Figure 10.1. Both ESPR architectures are pipelined, contain an associative ESS for storage/retrieval of ephemeral data, and are evaluated in terms of suitability for implementation to a PLD platform. For a commercial "production" implementation, the ESS probably would be implemented off the PLD platform using cheap and fast commodity memory implementing the ESS organization.

Table 10.1 gives the approximate throughput measured in packets per second (pps) obtained using the ESPR.V2 architecture through virtual prototype simulation. Since each macro instruction executes a different set of micro instructions according to the previous state in the ESS, and also, since it is not experimentally tested, the throughput results using post implementation simulation are considered to be an approximate but reliable estimate. It should also be noted that the post-implementation
simulation results of Table 10.1 were achieved after implementation of the ESPR.V2 architecture to a moderate speed and older FPGA chip. The Kpps rates shown in Table 10.1 could and would be significantly increased via implementation of the ESPR.V2 architecture to a more modern and higher speed FPGA chip.

Performance Comparison of ESPR Architectures


Figure 10.1. Performance Comparison of ESPR.V1 and ESPR.V2

Table 10.1. Throughput of ESP Macro Instructions in ESPR.V2 Architecture

| Macro Operations | Throughput in ESPR.V2 <br> (Kpps) (approx.) |
| :--- | :--- |
| COUNT ( ) | 810 |
| COMPARE ( ) | 857 |
| COLLECT ( ) | 833 |
| RCHLD ( ) | 500 |
| RCOLLECT ( ) | 517 |

The experimental results obtained using an Intel IXP1200 [18] router as stated in 8] produces an estimate of 340 Kpps and 232 Kpps for the COUNT () and COMPARE () macro instructions respectively using an SRAM implementation of ESS. The HDL simulation results obtained through post implementation simulation of ESPR.V2 cannot be directly compared to the experimental results of [8] as such, because of the issues of size of ESS and non-experimental version etc. The comparison does though gives a fairly reliable indication that the ESPR.V2 architecture as implemented to the Xilinx Virtex2 4000 FPGA chip can process ESP packets 2-4 times faster than the Intel IXP1200 as reported in [18].

In summary, the ESPR architecture and its design has been successfully mapped, placed, and routed to a single chip PLD platform and successfully tested via post implementation HDL functional and performance virtual prototype simulation testing. It has also been proved that the pipelined processor architectures can be successfully synthesized and implemented into an FPGA chip with the design capture being done mostly at the behavioral level of HDL abstraction.

This validates the research goal of being able to develop Special Purpose ESP processors and program them into PLD platforms in communications node routers and infield reprogram architectural changes/updates and entire new ESP processor architectures into the PLD platform when needed for implementation of new ESP functionality and/or increased performance as communications line speeds increase.

Future Research can address issues such as: Experimental testing of ESP and ESPR architectures at the network level and improving the performance of ESPR architectures via deeper pipelining, using a multiple-issue superscalar or VLIW architectural concepts and via considering a single-chip packet-driven multiprocessor approach to ESP. Use of commercially available simple-pipeline-architecture GP processors can also be evaluated and compared on a cost/performance/adaptability basis to the ESP implementation approach addressed within this thesis.

Static and dynamically reconfigurable processor architectures are currently an active research area $[20,21,22,23]$. Unfortunately, none of these past reconfigurable architectures can directly and immediately meet our application requirements. Our current ESPR architecture could obtain a future performance boost via deeper pipelining,
inclusion of one additional pipeline within a single ESPR resulting in a dual-issue ESPR architecture, and through use of the ESPR as a basic processor module in an envisioned dynamically reconfigurable single-chip multiprocessor ESPR system. This system could possibly be based upon some of the framework presented in [23,24,25,26]. It is felt some of the architectural framework of $[23,24,25,26]$ could potentially be used to meet network node processing performance needs imposed by expected extremely high communications line speeds of the future.

## Appendices

## Appendix A - Presents the Micro Instruction Set Architecture and Definition for the ESPR Architectures.

Appendix B - Presents the Macro System Flowchart for ESPR
Appendix C - Shows the Micro System Flowchart for ESPR.V1.
Appendix D - Shows the Micro System Flowchart for ESPR.V2.
Appendix E - Presents the VHDL Code for ESPR.V2.
VHDL Code for ESPR.V1 can be obtained from [28].

Micro Instruction Set Architecture and Definition
0. NOP (OTHER Type Instruction) - No Operation


1. IN (OTHER Type Instruction) - Input Packet to Packet Register


$$
\begin{aligned}
& \text { If }(\operatorname{IDV}=1) \text { then }\{ \\
& \text { PR } \longleftarrow \quad \text { Input Packet } \\
& \text { ACK in } \longleftarrow \quad 1\} \\
& \text { \} Else wait. }
\end{aligned}
$$

2. OUT (OTHER Type Instruction) - Outputs the Packet to Output port and also sends Output Code Register as Output


If (OPRAMready $=1$ ) then Output Code Packet Register Output Code Register
3. FWD (OTHER Type Instruction) - Sets Forward Code in Output Code Register to Forward the packet.

4. ABORT1 (OTHER Type Instruction) - Sets the LOC bits to zero in packet by loading Flag Register to Flag field of Packet and the packet is forwarded.


> FLR $\longleftarrow \stackrel{00000000 "}{ }$
> $\begin{aligned} & \text { Output Code Register } \\ & \text { Flag field of PR }\end{aligned}$
> $\longleftarrow$
5. DROP (OTHER Type Instruction) - Drops the packet and is indicated by setting Drop code in Output Code Register

6. CLR - Clears the register RD by moving R0, which contains 0 to RD


RD R0
7. MOVE RD, RS - Move value in RS to RD


RD

8. MOVI RD, Imm. Val (I Type Instruction) - Move Sign Extended Immediate value to RD


RD
$\longleftarrow \quad$ Sign Extended Imm.va
9.ADD RD, RS1, RS2 (ALU Type Instruction) - Adds RS1 and RS2 and places the result in RD

10.SUB RD, RS1, RS2 (ALU Type Instruction) - Subtracts RS2 from RS1 and places the result in RD


RD $\qquad$ RS1 - RS2
11. INCR RS (ALU Type Instruction) - Increments RS by adding it with R1, which contains 1 and places the result in RD


RS $\longleftarrow \quad$ RS + R1
12. DECR RS (ALU Type Instruction) - Decrements RS by subtracting R1 from RS and places the result in RD


RS $\longleftarrow$ RS - R1
13. OR RD, RS1, RS2 (ALU Type Instruction) - Logical OR of RS1 and RS2 and places result in RD


RD $\longleftarrow$ RS1 (OR) RS2
14. AND RD, RS1, RS2 (ALU Type Instruction) - Logical AND of RS1 and RS2 and places result in RD


RD $\longleftarrow$ RS1 (AND) RS2
15. EXOR RD, RS1, RS2 (ALU Type Instruction) - Logical EXOR of RS1 and RS2 and places result in RD
$\begin{array}{r}\text { result } \\ 63 \\ \hline\end{array}$


RD $\longleftarrow$ RS1 (EXOR) RS2


RD $\longleftarrow($ NOT $) R S$
17. SHL RD, RS, SHAMT (SHIFT Type Instruction) - Logical shift left of RS by SHAMT and result is placed in RD

| 63 | 5857 | 5352 | 4847 | 24 | SHAMT |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 010001 | RD | RS |  | 1 |  | 0 |

RD $\quad$ RS $\ll$ SHAMT (Default shift by 1 )
18. SHR RD, RS, SHAMT (SHIFT Type Instruction) - Logical shift right of RS by SHAMT and result is placed in RD


RD $\longleftarrow \quad$ RS >> SHAMT (Default shift by 1 )
19. ROL RD, RS, SHAMT (SHIFT Type Instruction) - Logical rotate left of RS by SHAMT and result is placed in RD


RD $\longleftarrow \quad$ RS $\stackrel{\ll}{\longleftarrow}$ SHAMT
20. ROR RD, RS, SHAMT (SHIFT Type Instruction) - Logical rotate right of RS by SHAMT and result is placed in RD


RD $\longleftarrow \quad$ RS $\gg$ SHAMT
21. LFPR <Offset> RD (LFPR / STPR Type Instruction) - Loads 64 bit value at a given offset from Packet Register (PR) to RD


RD $\longleftarrow \quad$ PR[Offset ] to PR[Offset +63$]$
22. STPR <Offset> RS (LFPR / STPR Type Instruction) - Stores 64 bit value at a given offset in Packet Register (PR) from RS

| 63 | 5857 | 5352 | 4847 | 221 | 65 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 010110  RS  16 bit Offset |  |  |  |  |  |  |

PR[Offset] to PR[Offset + 63] $\longleftarrow \quad$ RS
23. BRNE RS1, RS2, Addr (JUMP / BRANCH Type Instruction) - Checks if RS1 not equal to RS2; if yes, execution branches to sequence of instructions starting at Br . Addr by placing Br. Addr in PC else PC is incremented and resumes execution of normal sequence of instructions.

| 63 | 5857 | 53 | 52 | 4847 | 4342 | 22 | 65 |  | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| 010111 |  | RS1 | RS2 |  | 16 bit Br. Addr |  |  |  |  |

$$
\begin{aligned}
& \begin{array}{ll}
\text { IF } \\
\mathrm{PC} & \left.\mathrm{RS} 1 \text { ! }=\mathrm{RS} 2 \quad \begin{array}{r}
\text { then } \\
\longleftarrow \quad \mathrm{Br} \text {. Addr }
\end{array}\right]
\end{array} \\
& \text { ELSE } \quad \mathrm{PC} \quad \stackrel{\mathrm{Br}}{ } \mathrm{e} \text { Addr }
\end{aligned}
$$

24. BREO RS1, RS2, Addr (JUMP / BRANCH Type Instruction) - Checks if RS1 equal to RS2; if yes, execution branches to sequence of instructions starting at Br. Addr by placing Br. Addr in PC, else PC is incremented and resumes execution of normal sequence of instructions.

| 63 | 5857 | 5352 | 4847 | 4342 | 22 | 65 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 011000 |  | RS1 | RS2 |  | 16 bit Br. Addr |  |  |

$$
\begin{aligned}
& \text { IF } \quad \text { RS1 }=\text { RS2 then }
\end{aligned}
$$

25. BRGE RS1, RS2, Addr (JUMP / BRANCH Type Instruction) - Checks if RS1 greater than or equal to RS2; if yes, execution branches to sequence of instructions starting at Br. Addr by placing Br . Addr in PC, else PC is incremented and resumes execution of normal sequence of instructions.


$$
\begin{aligned}
& \text { IF RS1 }>=\text { RS2 then } \\
& \underset{\text { PLSE }}{ } \quad \longleftarrow \quad \mathrm{PC} \quad \stackrel{\mathrm{Br} . \mathrm{Addr}}{\longleftarrow} \quad \mathrm{PC}+
\end{aligned}
$$

26. BNEZ RS, Addr (JUMP / BRANCH Type Instruction) - Checks if RS1 not equal to R0 (0); if yes, execution branches to sequence of instructions starting at Br. Addr by placing Br. Addr in PC, else PC is incremented and resumes execution of normal sequence of instructions.

| 63 | 5857 | 5352 | 48474342 | 2221 | 65 bit Br. Addr |  |
| :--- | :--- | :--- | :--- | :--- | ---: | :--- |
| 011010 |  | RS | R0 |  |  |  |

$$
\begin{aligned}
& \text { IF } \quad \text { RS != R0 } \quad \begin{array}{c}
\text { then } \\
\text { PC } \\
\text { ELSE }
\end{array} \\
& \begin{array}{ll}
\text { PC } & \longleftarrow \\
\text { Br. Addr } \\
\text { PC }+1
\end{array}
\end{aligned}
$$

27. BEQZ RS, Addr (JUMP / BRANCH Type Instruction) - Checks if RS1 equal to R0 (0); if yes, execution branches to sequence of instructions starting at Br. Addr by placing Br. Addr in PC, else PC is incremented and resumes execution of normal sequence of instructions.


$$
\begin{aligned}
& \text { IF } \\
& \text { RS }==\mathrm{R} 0 \\
& \text { PC } \\
& \text { ELSE } \\
& \text { PC }
\end{aligned}
$$

28. JMP Addr (JUMP / BRANCH Type Instruction) - Jumps to a location specified by Br. Addr by placing Br. Addr in PC


$$
\mathrm{PC} \quad \longleftarrow \quad \mathrm{Br} . \mathrm{Addr}
$$

29. RET (JUMP / BRANCH Type Instruction) - Returns from execution of a subroutine to normal sequence execution by placing Reg in PC


PC $\quad$ Reg
30. GET VR, TR (GET / PUT TYPE INSTRUCTION) - Gets Value in VR Corresponding to Tag TR and Sets CCR as GF =1, for Failure of GET operation
$\square$

Tag and Value given to ESS
If match found: then,
If Lifetime not expired then,
$\begin{array}{ll}\text { VR } \\ \text { GF } & 0^{\text {Valu }}\end{array}$
Else $\mathrm{CF} \longleftarrow \quad 1, \mathrm{VR} \longleftarrow 0$
GF $\longleftarrow 1$, , $\longleftarrow$
Else
Clean that location and sets Empty (E) bit to 1
$\mathrm{GF} \longleftarrow \quad 1, \mathrm{VR} \longleftarrow 0$
31. PUT TR, VR (GET / PUT TYPE INSTRUCTION) - Puts Tag and Value (creates a tag, value binding) in ESS by placing tag from TR and value from VR into ESS. Sets CCR as PF $=1$, for failure of PUT operation

| 011111 |  | TR | VR |
| :--- | :--- | :--- | :--- |
|  |  |  |  |

Tag and Value given to ESS
If matcind then,
f Lifetime not expired then,
Else

## ${ }^{\text {Tag }}$ <br> $\qquad$ Reset Expiration Time

Else
f Empty Location then
$\mathrm{Tag} \longleftarrow T$ Value Expiration VR Empty bit $\longleftarrow 0$
Else
$\mathrm{PF} \longleftarrow 1$
32. BGF Addr (GET / PUT TYPE INSTRUCTION) - Checks the Condition Code Register (CCR) for failure of GET operation. If GF is 1 indicating failure of GET, execution branches to sequence of instructions starting at Br. Addr by placing Br. Addr in PC, else PC is incremented and resumes execution of normal sequence of instructions.

33. BPF Addr (GET / PUT TYPE INSTRUCTION) - Checks the Condition Code Register (CCR) for failure of PUT operation. If PF is 1 indicating failure of PUT, execution branches to sequence of instructions starting at Br. Addr by placing Br. Addr in PC, else PC is incremented and resumes execution of normal sequence of instructions.


34. ABORT2 (OTHER Type Instruction) - Sets the LOC bits to zero and $E$ bit to ' 1 ' in packet by loading Flag Register to Flag field of Packet and the packet is forwarded.

$63 \quad 58 \quad 57$

35. BLT RS1, RS2, Addr (JUMP / BRANCH Type Instruction) - Checks if RS1 is less than RS2; if yes, execution branches to sequence of instructions starting at Br. Addr by placing Br. Addr in PC, else PC is incremented and resumes execution of normal sequence of instructions.
63 $5857 \quad 5352 \quad 4847 \quad 4342$

| 100011 |  | RS1 | RS2 |  | 16 bit Br. Addr |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$$
\begin{aligned}
& \text { IF } \\
& \text { RS1 }<\text { RS2 } \quad \text { then } \\
& \text { PC } \\
& \text { ELSE } \\
& \text { PC }
\end{aligned} \quad \text { Br. Addr }
$$

36. SETLOC (OTHER Type Instruction) - Sets the LOC bits in packet to a specified given value.


MACRO LEVEL SYSTEM FLOW CHART






APPENDIX C
SYSTEM FLOW CHART FOR ESPR.V1 ARCHITECTURE





APPENDIX D
SYSTEM FLOW CHART FOR ESPR.V2 ARCHITECTURE






library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std logic unsigned.all;
entity esprtop is
generic(N: positive : $=64$;
M: positive : $=32$;
Addr: positive := 16);
port(
cfg in, bitmapin: in std logic vector( $\mathrm{N}-1$ downto 0 );
dik in clk pi, clk c, clk p, clr, macctrlr, we im, fmmacsig, putin, IDV, EPi, ORr: in std_logic
loc: in std_logic_vector(2 downto 0);
np: in std logic_vector(M-1 downto 0);
inst_in: in std_logic_vector(N-1 downto 0);
pcout: out std_logic_vector(Addr-1 downto 0 )
instchk: out std _logic vector(N-1 downto 0);
oo: out std_logic_ vector(7 downto 0);
stag: out std_logic_vector(2 downto 0$)$;
po, fl: out std logic_vector(M-1 downto 0 ;
outp: out std_logic_vector(M-1 downto
datachkID: out std_logic_vector(N-1 downto 0));
end entity esprtop;
architecture esprtop_beh of esprtop is
-- All Components
--IF Stage
component ifst ifidreg is
generic(N: positive $:=64 ;$
Addr: positive $:=16$
port(jump _in, branch_in, retin, mactrrlr, oflow, fmmacsig: in std_logic;
port(jump_in, branch_in, retin, mactrir,
fm_
clk, clr, we_im, clock: in std_logic;
NOP_out: out std_logic,
instrin: in std_logic_vector(N-1 downto 0);
pcout: out std logic_vector(Addr-1 downto 0)
inst_out: out std_logic_vector(N-1 downto 0));
nd component ifst_ifidreg;
--ID stage
component idstreg is
generic(N: positive $:=64$;
Addr: positive : $=16$ );
inst_in: in std_logic_vector( $\mathrm{N}-1$ downto 0 )
--cfg_ in, bitmapin: in std_logic_vector(N-1 downto 0);
WB_write_data: in std_logic_vector(N-1 downto 0
loc: in std_logic_vector(2 downto 0);
ffpin: in std logic_vector(7 downto 0); $\quad$,
clk, NOP_in, ID_flush_BR, regwr_sig, trw, vrw, jmpin, retin, lmfmex: in std_logic
morfmex: in std_logic vector(5 downto 0);
RDstin. VRD stin, RD
DFout: out std_logic;
WB ctrl out: out std logic vector ( 3 downto 0 )
EX ctrl out: out std logic vector ( 12 downto 0 )
PKT_ctrl_out: out std _logic_vector( 6 downto 0)
GPR_read1_out, GPR_read2_out, sign_ext_out: out std_logic_vector(N-1 downto 0);
TR_read_out_ID, VR_read_out_ID: out std_logic_vector(N-1 downto 0 )

- Addr_out, PKT_Offset_out: out std_logic_vector(Addr-1 downto 0);
hamt out: out std logsic vector( 5 downto 0 );
out out
cr val out id, aer_val_out_id: out std_logic_vector(7 downto 0);
pcodeexout: out std _logic_vector( 5 downto $\overline{0}$ );
trlsigsoutID: out std logic vector(24 downto 0 )
rdataout: out std_ logic_vector(N-1 downto 0);
S1 out, RS2 out, RD_out, TR_out, VR_out: out std_logic_vector(4 downto 0));
nd component idstreg;
-ETM Stage
component ex3top is
ort(clk, clock, clk pkt, clr, IDV EPi, ORr, EX Flush in, putin, Im: in std logic;
iram: in std_logic_vector(31 downto 0);
PKToffid: in std logic vector(6 downto 0); ;- for LFPR and STPR
braddrin: in std logic_vector( 15 downto 0);
ctrlinEX: in std_logic_vector(24 downto 0 )
WBinfmid: in std_logic_vector(3 downto 0);
RS1rgid, RS2rgid, RDrgid, TRrgid, VRrgid: in std logic vector(4 downto 0);
FSTRD, FSTTRD, FSTVRD, VSTRD, VSTTRD, VSTVRD: in std logic vector(4 downto 0); --new p_in, prop_in: in std_logic_vector( 5 downto 0);
GPR1id, GPR2id, TRidv, VRidv, extid, WBdatain, aofmex: in std logic vector(63 downto 0);
EXctid: in std_logic_vector(9 downto 0);
PKTctid: in std_logic_vector( 6 downto 0 );
shamt: in std logic vector( 5 downto 0 );
regrd, trwx, trww, vrwx, vrww, rwx, rww: in std_logic; --new
alu_O: out std_logic;
ctrloutEX: out std_logic_vector(24 downto 0);
opoutEX, mo: out std_logic_vector( 5 downto 0 );
aluout, GPR lout, GPR 2 out, , tagsigout: out std_logic vector( 63 downto 0 );
RS1_out, RS2 out, RD_out, TR_out, VR_out: out std logic vector(4 downto 0);
WBet_out: out std logic_vector $(3$ downto 0 );
gf, pf, ess full, le, AK, PRr, Idor, EPo, cok, lz: out std_logic;
outvalue: out std logic_vector( 63 downto 0 );
oo: out std logic vector(7 downto 0);
stag: out std_logic_vector( 2 downto 0 ),
oram, fl: out std_logic_vector(31 downto 0);
po: out std_logic_vector(31 downto 0));
end component ex3top
--LTC Stage
component ex4top is
tclik: in std log
at fm alu: in std 1 vector ( 3 downto 0 ),
RS in _RS2 in, VRin, VSTRD, VSTVRD: in std_logic_vector(4 downto 0)
RDin_fm4, VRDin_fm4, TRDin_fm4: in std_logic_vector(4 downto 0);
op_in: in std_logic_vector(5 downto 0);

GPRin1, GPRin2, PTin: in std logic vector(63 downto 0);
brtype: in std_logic_vector( $(2$ downto 0 )
ccr_inp, ccr ing: in std logic
ccr_inp, ccr_ing: in stc
branch: out std_logic;
WBctout: out std_logic_vector( 3 downto 0 ),
WBdataout: out std_logic_vector( 63 downto 0);
WBRDout, WBVRDout, WBTRDout: out std_logic_vector(4 downto 0 )
end component ex4top;
--UD Stage
component stage 5 is
port(WB_inl: in std logic;
aluout_fm_ex, essout_fm_st5: in std_logic
dataout: out std logic vector( 63 downto 0$)$ )
end component stage5;
--signals
signal ffpsig: std_logic_vector(7 downto 0); -- IF
signal instsig: std_logic_vector( 63 downto 0 ); signal bsig_EX4o, ovf, NOP_IFo: std_logic ignal brao: std logic vector( 15 downto 0 ); --ID signal data_WBo: std logic vector(63 downto 0); signal grw_EX40, trw_-EX40, vrw_EX4o, IDFL, jmp_IDo, ret_IDo: std_logic; ignal RS1o,RS20,TRo, VRo,RDo: std_logic_vector( $\overline{4}$ downto 0 );
gnal IDFo, Lm, TRWR_IDo, VRWR_IDo: std_logic;
ignal WBo: std_logic_vector(3 downto 0);
ignal EX34ct_IDo: std_logic_vector(12 downto
gnal PKct2o: std_logic_vector(6 downto 0);
,

ignal ocro, aero: std lo logic vector(7 downto 0 )
ignal op2o: std_logic_vector( 5 downto 0$)$;
ignal ctlo: std logic_vector(24 downto 0),
--ETM
signal EXFL, rfsig: std logic;
ignal op3o, mo: std_logic_vector(5 downto 0 )
ignal alu30, GR130, GR230: std logic_vector( 63 downto 0);
signal ctl3o: std logic vector(24 downto 0);
(
ignal WBct3o: std logic_vector(3 downto 0);
signal GFo, PFo, EFo, leo: std_logic;
signal POff: std_logic_vector( 6 downto 0 );
signal EX34cto: std_logic_vector( 9 downto 0 )
signal flo: std_logic_vector(31 downto 0);
--LTC
signal WBct4o: std_logic_vector(3 downto 0 )
signal TRE4o, VRE40, RDE4o: std_logic_vector(4 downto 0);
signal
signal esso: std
signal ts: std_logic_vector(63 downto 0);

## --Output

## instchk <= instsig;

datachkID
$\mathrm{fl}<=$ flo;
ffpsig $<=$ flo(7 downto 0); --ID
--other signal
--ID
grw_EX4o <= WBct4o(0); -- reg write
trw_EX4o < = WBct4o(3); -- tag reg write
IDFL $<=$ bsig_EX 40 or ovf;
--ETM
EXFL < = IDFL
POff <= PKTOff_IDo( 6 downto 0);
EX34cto <= EX34ct_IDo(9 downto 0);
--UD
esso $<=$ (others $\left.\Rightarrow{ }^{\prime}{ }^{\prime}\right)^{\prime}$ );
IFCOMP: ifst_ifidreg port
map(jump in=>jmp_IDo,branch_in=>bsig_EX4o,retin=>ret_IDo,macctrrl=>macctrlr,oflow=>ovf,fmmacsi $\sigma=>$ fmmacsig,fm_inst_reg_EX=>braddr_EX3o,fm_inst_reg_ID $=>$ brao,fm_mac_ctrlr=>fm_mac_ctrlr,clk= _out=>instsig);

DCOMP: idstreg port
rap(inst_in $=>$ instsig,WB_write_data=>data_WBo,loc=>loc,ffpin $=>$ ffpsig,clk $=>$ clk_pi,NOP_in $=>$ NOP_IF o,ID_flush_BR $=>$ IDFL,regwr_sig $=>$ grw_EX4o,trw $=>$ trw_EX4o,vrw $>$ vrw $E X 40$ _jmpin $=>$ jmp_IDo,retin $\Rightarrow$ ret IDo,lmfmex $=>$ Lm,morfmex $=>$ mo,TRDstin $=>$ TRE $\overline{\text { Io }}$,VRDstin $=>$ VRE 40, RDstin $=>$ RDE 40, IDFout IDFo, WB_ctrl_out $=>$ WBo,EX_ctrl_out $=>$ EX34ct_IDo,PKT_ctrl_out= $>$ PKct2o,GPR_read__out $>$ GR2 ,GPR_read2_out $=>$ GR220,sign_ext_out $=>$ se2o,TR_read_out_ID $=>$ Tda20, , VR_read_-ut_- out $=>$ TRWR_ $\overline{1}$
 ,opcodeexout $=>$ op2occtrlsigsoutID $=>$ ctlo, wrdataout $=>$ wrdata_IDo,R̄1 $1 \_$out $=>$RS1o,RS2_out $=>R S 20, R D$ _out $=>$ RDo,TR_out $=>$ TRo,VR_out $=>$ VRo);

EX3COMP:ex3top port
.
 $>$ EXFL,putin $\gg$ putin, $1 \mathrm{~m}=>$ Lm, iram $=>$ inp, flag . 2 rgid $=>$ RS 20, RDrgid $=>$ RDo,TRrgid $=>$ TRo,VRrgid $=>$ V $X=>$ ctlo, $=>$ RDE $30, F S T T R D ~>T R E 3 o, F S T V R D=>V R E 30$, VSTRD $=>$ RDE 40 ,VSTTRD $=>$ TRE4o,VS VRD $=>$ VRE4o,op in $=>$ op 20 oprop_in $=>$ op 30 o,GPR 1 id $=>$ GR12o,GPR2id $=>$ GR22o,TRidv $=>$ Tda2o,VRidv $\Rightarrow$ RD $=>$ VRE 20, extid $=>$ se2o, WBdatain $=>$ da4o,aofmex $=>$ alu3o,EXctid $=>$ EX34cto,PKTctid $=>$ PKct2o,shamt $=>$ s 20, regrd $=>\operatorname{ctlo}(22)$, trwx $=>$ WBct3o(3), $\mathrm{trww} \Rightarrow>$ WBct4o(3), vrwx $=>$ WBct3o( 2 ), vrww $=>$ WBct4o(2), rwx $=>$ WBct3o(0),rww $\Rightarrow$ WBct4o( 0 ), alu $\mathrm{O} \Rightarrow>$ ovf,ctrloutEX $\Rightarrow>$ ctl3o,opoutEX $=>$ op 3 o, mo $=>$ mo,aluout $=>$ alu 30, ,GP R1out $\Rightarrow$ GR13o,GPR2out $\Rightarrow$ GR23o,tagsigout $\Rightarrow>t s$, RS1_out $\Rightarrow$ RS1E3o,RS2_out $\gg$ RS2E3o,RD_out $=>$ RD 30, TR_out $=>$ TRE30,VR_out $\gg$ RR o,ess full $=>$ EFo,le $=>$ leo, AK $=>$ AK, PRI $=>$ PR,, l

EX4COMP: ex4top port
EX4COMP: ex4top port $n$ WBct3o,out fm alu $=>$ alu3o,RS 1 in $=>$ RS1E3o,RS2in $=>$ RS2E30,VRin $=>$ VR
 RE3o,op in $\Rightarrow>$ op3o,GPRin $1 \Rightarrow$ GR12o,GPRin2 $=>$ GRR22o,PTin $=>$ da4o,brtype $=>$ ctl3o(19 downto

WBCOMP: stage5 port
$\operatorname{map}(W B$ inl $=>$ WBct4o(1),aluout fm_ex $=>$ da4o,essout_fm_st5 $=>$ esso,dataout $=>$ data_WBo);
end architecture esprtop_beh;

## 2. IF STAGE

--Individual Componenet
-- IF STAGE FULL
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic arith.all;
use IEEE.std_logic_unsigned.all;
entity ifst ifidreg is
generic(N: positive := 64;
port(jump _in, branch in, retin, macctrlr, oflow, fmmacsig: in std logic;

clk, clr, we im, clock: in std_logic;
NOP_out: out std_logic;
instrin: in std_logic_vector( $\mathrm{N}-1$ downto 0 );
pcout: out std_logic_vector(Addr-1 downto 0)
inst out: out std_logic_vector(N-1 downto 0));
end entity ifst_ifidreg;
architecture ifidstregbeh of ifst ifidreg is

- IF pipe component
omponent if pipe is
generic(N: positive $:=64$;
Addr: positive $:=16$ ); -16
port(jump in, branch_in, retin, macctrlr, oflow, fmmacsig: in std_logic
fm_inst_reg, fm_mac_ctrlr: in std_logic_vector(Addr-1 downto 0);
clk, clr, we_im, clock: in std logic;
instrin: in std logic vector( $\overline{\mathrm{N}}-1$ downto 0 )
NOP out: out std_logic
inst_out: out std_logic_vector(N-1 downto 0);
pc out: out std logic_vector(Addr-1 downto 0));
end component if pipe;
- IFID register compo
component ifidreg is
port(clr, clk: in std_logic;
instrin: in std_logic_vector(63 downto 0);
instrouttoid: out std
end component ifidreg;
--Incr PC Gen
component ipcchk is
port(opfipcin: in std_logic_vector(5 downto 0);
opipcout: out std_logic
--MUX to choose inst reg address
component mux inst is
: in STD_LOGIC;
LOGIC_VECTOR ( 15 downto 0 ) ) end component mux inst;
-- signals
signal instoutsig: std_logic_vector(N-1 downto 0); signal ipc, fmmacsig 1 , sinstmux: std_logic;
signal muxinstaddr: std_logic_vector(15 downto 0 )
begin
sinstmux <= jump_in or retin;
fmmacsig1 $<=$ fmmacsig and ipc;
ipipecomp: if pipe port map(jump_in=>jump_in, branch_in=>branch_in, retin $>$ retin,
nacctrlr $=>$ macctrlr, oflow $\Rightarrow>$ oflow, fmmacsig $\Rightarrow>$ fmmacsig 1, fm_inst_reg $=>$ muxinstaddr
mac ctrlr $=>\mathrm{fm}$ mac ctrlr, clk $=>$ clk, clr $=>\mathrm{clr}$, we im $=>$ we - clock $=>$ clock, instrin $=>$ instrin, - IOP out $=>$ NOP out, inst out $=>$ instoutsig, pc out $=>$ pcout) ;
fidregcomp: ifidreg port map(clr $=>\mathrm{clr}$, clk $=>$ clk, instrin $=>$ instoutsig, instrout $=>$ ipc $)$

end architecture ifidstregbeh;
- Incr PC generation
ibrary IEEE
se IEEE.std logic 1164.all
se IEEE.std logic arith.all
nott(opfipcin: in std_logic_vector(5 downto 0)
opipcout: out std_logic);
end entity ipcchk;
rchitecture ipcchkbeh of ipcchk
begin
process(opfipcin) is
begin
f(opfipcin="000010") then
opipcout <= '0';
spipco
end if;
end process;
end architecture ipcchkbeh;
--MUX for choosing inst reg addr
library IEEE;
use IEEE.std_logic_1164.all;
entity mux_inst is
port(a: in STD LOGIC VECTOR ( 15 downto 0 );
b: in STD IOGIC VECTOR ( 15 downto 0 );
s: in STD_LOGIC;
y: out STD̄_LOGIC_VECTOR ( 15 downto 0 ) );
end entity mux_inst;
architecture mux_inst_arch of mux_inst is
begin
process ( $\mathrm{a}, \mathrm{b}, \mathrm{s}$ )
begin
if ( $s={ }^{\prime} 0$ ') then
$\mathrm{y}<=\mathrm{a}$;
else $\mathrm{y}<=\mathrm{b}$
end if;
end process;
end architecture mux_inst_arch;
-- IF pipe stage
library IEEE;
use IEEE.std logic 1164.all
use IEEE.std - logic arith.all;
use IEEE.std_logic_unsigned.all;
entity if pipe is
neric(N: positive :=64
Addr: positive :=16); -- 16
ort(jump_in, branch_in, retin, macctrlr, oflow, fmmacsig: in std logic;
$m$ inst reg, fm mac ctrlr in std logic vector(Addr-1 downto 0);
, lr we im, clock: in std logic.
strin: in std logic vector( $\mathrm{N}-1$ downto 0 );
NOP_out: out std_logic;
inst_out: out std_logic_vector(N-1 downto 0);
pc_out: out std_logic_vector(Addr-1 downto 0));
end entity if pipe;
architecture if pipe_beh of if_pipe is
- -reg below pc
component reg0 is
port(in fm pc: in std logic vector( 15 downto 0 ):
jump in, branch in, clr, clk: in std logic
ut to pc: out std logic vector( 15 downto 0 )
nd component reg0;
- Mux before po
component mux_bf_pc i
eneric(Addr: positive := 16);
ort ( fm_mac_ctrlr, fm_inst_reg, fm reg, incdpc: in std logic_vector (Addr-1 downto 0);
jump_in, branch_in, retin, macctrlr, oflow, incpe: in std logic,
pcaddr: out std logic_vector (Addr-1 downto 0) ):
end component mux bf pc
Instruction memory
port(clk, we, en, rst: in std logic
addr: in std logic vector(7 downto 0);
inst in: in std_logic_vector(63 downto 0 ) inst out: out std logic vector(63 downto 0 )) end component INSTMEM;
- program counter
mponent pc is
port(clk,clr,lpc, incpe: in std_logic,
_addr: in std_logic_vector(Addr-1 downto 0);
out_addr: out std_logic_vector(Addr-1 downto 0 ))
id component pc;
omponent ifsigfmbr is
port(branchsig, jsig, rsig, macctrlr, fmmacsig: in std_logic;
lpc_out, NOP_out, incpcout: out std_logic);
end component ifsigfmbr;
gnal sigreg, sigincrpc, siginpc, sigoutpc: std_logic_vector(Addr-1 downto 0); ignal incrpcsig, lpc, oneen: std_logic
begin
pc_out $<=$ sigoutpc;
oneen <= ' 1 ';
nuxpc: mux_bf_pc port map(fm_mac_ctrli=>fm_mac_ctrlr, fm_inst_reg=>fm_inst_reg, fm_reg=>sigre dpc $=>$ sigoutpc, jump_in=>jump_in, branch_in=>branch_in, retin=>retin, mactrrlr $=>$ macctrlr, oflow $=>$ oflow, incpc $=>$ incrpcsig, pcaddr $=>$ siginpc);
pctr: pc port map(clk $=>\mathrm{clk}$, clr $=>\mathrm{clr}$, $\mathrm{lpc}=>1 \mathrm{lpc}$, incpc $=>$ incrpcsig, in addr $=>$ siginpc, out_addr=>sigoutpc); . out to _pc=>sigreg);
nstrmemnew: INSTMEM port map(clk=>clock, we=>we_im, en=>oneen, rst=>clr, addr=>sigoutpc $(7$ downto 0 ), inst_in=>instrin, inst_out=>inst_out),
Fsigs: ifsigfmbr port map(branchsig=>branch in, jsig $\Rightarrow>$ jump in rsi $9=>$ retin, macctrlr $=>$ macctrlr, fmmacsig $\Rightarrow>$ fmmacsig, lpc_out $=>$ lpc, NOP_out $=>$ NOP_out, incpcout $=>$ incrpcsig);
end architecture if pipe beh;
-- register below pc
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
entity reg 0 is
port(in_fm_pc: in std_logic_vector( 15 downto 0 )
jump_in, branch_in, clr, clk: in std_logic; end entity reg 0 ;
architecture reg_beh of reg 0
signal lreg: std_logic;
signal cl: std_logic_vector $(1$ downto 0 );
signal out_to_pcs: std_logic_vector(15 downto 0);

Ireg <= jump_in or branch_in;
$\mathrm{cl}<=\mathrm{clr}$ \& lreg;
process(clk, cl, in_fm_pc, out_to_pcs) is
begin
if (rising_edge(clk)) then
ase cl is
when " 10 " $\Rightarrow$ out_to pcs $<=\left(\right.$ others $\Rightarrow{ }^{\prime} 0^{\prime}$ ');
when " 01 " $=>$ out to out pcs $<==$ (others $\Rightarrow$ in pc;
when " 00 " $=>$ out_to_pcs $<=$ out_ to_pcs
when others $\Rightarrow>$ null;
end case;
end if;
out_to_pc <= out_to_pcs;
end process;
end architecture reg beh
-- Mux before PC
library IEEE;
use IEEE.std_logic_1164.all
entity mux bf pc is
eneric(Addr:- posive 16 )
port ( fm mac ctrrr, fm inst_reg, fm_reg, incdpc: in std_logic_vector (Addr-1 downto 0); (inmp , branch in retin, mactrrl oflow, incpc: in std logic;
paddr: out std logic vector (Addr-1 downto 0 ) ;
end entity mux_bf_pc;
architecture mux_arch of mux_bf_pc is
ignal jb_ret_mac: std_logic_vector(4 downto 0)
ignal jorb_in: std_logic;
ignal pcsig: std_logic_vector(Addr-1 downto 0); begin
jorb in <= jump in or branch_in;
bet mac <= jorb in \& retin \& mactrrlr \& oflow \& incpc
process (fm_mac_ctrlr, fm_inst_reg, fm_reg, jb_ret_mac, pcsig, incdpc) is
begin
case jb_ret_mac is
when " 00000 " $=>$ pcsig $<=($ others $=>~ ' 0 ')$;
hen "00001" $\Rightarrow>$ pcsig $<=$ ind
wh " 00010 " $=>$ pcsig <= "0000100000000000" .--"
exception, this Address has abort and out instructions
xception, exception, this Address has abort and out instructions
when " 00100 " $=>$ pcsig $<=$ fm_mac_ctrlr;
when "00101" $=>$ pcsig $<=\mathrm{fm}$ mac ctrlr; ${ }^{2} 000$ ". --" 10000 ", --"0000100000000000"; -- Overflow when " 00110 " $=>$ pcsig < = "0000100000000000"; --"
when "01000" $=>$ pcsig $<=$ fm_reg
when "01001" $\Rightarrow>$ pcsig <= incdpc; ${ }^{2}$.
exception, this Address has abort and out instructions
exception, this Address has abort and out instructions
when "01011" $=>$ pcsig $<=$ " 0000100000000000 "; --1 $10000 " ;$--"0000100000000000"; -- Overflow exception, this Address has abort and out instructions
when "01100" $=>$ pcsig <= fm_mac_ctrlr
when "01101" $\Rightarrow>$ pcsig $<=$ fm_mac_ctrlr,
hen "01110" => pcsig <= "0000100000000000"; ---" 10000 "; ---"0000100000000000"; -- Overflow exception, this Address has abort and out instructions when "01111" $\Rightarrow>$ pcsig $<=" 00001000000000000^{"} ;--$ -
when " 10000 " $=>$ pcsig $<=$ fm_inst_reg;
when " 10001 " $\Rightarrow>$ pcsig $<=$ fm inst reg
when "10010" $=>$ pcsig <= "0000100000000000"; --" 10000 "; --"0000100000000000"; ;- Overflow exception, this Address has abort and out instructions
when "10011" => pcsig <= "0000100000000000"; --" 10000 "; ---"0000100000000000"; -- Overflow exception, this Address has abort and out instruction
when "10100" $=>$ pcsig $<=$ fm_inst_reg
when "10101" $=>$ pcsig < $=$ fm_inst reg;
when "10110" $=>$ pcsig <= "0000100000000000"; --" 10000 "; --"0000100000000000"; -- Overflow exception, this Address has abort and out instructions
when "10111" $=>$ pcsig <= "0000100000000000"; --"10000"; --"0000100000000000"; -- Overflow exception, this Address has abort and out instructions
when " 11000 " $=>$ pcsig $<=$ fm_inst_reg
when " 11001 " $=>$ pcsig $<=$ fm_inst_re
when "11010" => pcsig <= "0000100000000000"; --" 10000 "; --"0000100000000000"; -- Overflow exception, this Address has abort and out instructions
when "11011" => pcsig <= "0000100000000000"; --"10000"; --"0000100000000000"; -- Overflow exception, this Address has abort and out instructions
wen " 11101 " $\Rightarrow$ pcsig $<=$ fm_ inst_re
when "11101" $=>$ pcsig <= fm_inst_reg;
when " 11110 " $=>$ pcsig <= " 00001000000000 "; --" $10000 " ;--$ " 0000100000000000 "; -- Overflow exception, this Address has abort and out instructions
when "11111" => pcsig <= "0000100000000000"; --" 10000 "; --"0000100000000000"; -- Overflow exception, this Address has abort and out instructions
when others $=>$ null;
end case;
pcaddr $<=$ pcsig
end process;
end process,
-- Full Instruction Memory Design -Initialised for 'RCOLLECT' with the inital PUT
library IEEE
use IEEE.std_logic_1164.all
-synopsys translate_off;
library unisim;
use unisim.vcomponents.all;
entity INSTMEM is
port(clk, we, en, rst: in std logic;
addr: in std_logic_vector(7 downto 0)

[^0]architecture behavioural of INSTMEM is
component RAMB4_S16 is
port(ADDR: in std_logic_vector(7 downto 0);
CLK: in std_logic
DI: in std_logic_vector(15 downto 0);
DO: out std _logic_vector(15 downto 0);
EN, RST, WE: in std_logic)
end component RAMB4 ${ }^{-}$S16;
attribute INIT_00: string
attribute INIT_01: string;
attribute INI-02: string;
attribute INIT- 04: string,
attribute INIT-05: string
attribute INIT 06: string;
attribute INIT 07 : string;
attribute INIT_08: string;
attribute INIT 09: string;
attribute INIT 0 A: string;
attribute INIT_OB: string;
ttribute INIT_0C: string; attribute INIT_0D: string, attribute INIT_0E: string; attribute INIT_OF: string
attribute INIT 00 of Instram 0 : label is " 0000014000001240000000 C 00000000010400000000000000000004000000000 ", attribute INIT 01 of Instram0 : label is " $034000000 \mathrm{~A} \bar{C} 0000001 \mathrm{C} 00000124000000000000006 \mathrm{C} 00000000002 \mathrm{C} 000000940$ " attribute INIT_02 of Instram0 0 label is
00001240000000000340000006 C 005800000000002 C 000000 B 40000003 C 00000 "; attribute INIT_03 of Instram0 $:$ label is
$0000040000 \overline{0} 01240000000000000000010 \mathrm{C} 000000240000000000 \mathrm{D} 4000000000$ "; attribute INIT_04 of Instram0 : label is
00000340000002 C 000000000000000000 F 800000124000000000000000001300 "; ttribute INIT 05 of Instram0 : label is
atribute INIT 06 of Instram0 : label is "0000000000000000000000000000000000000000000000000000000000000000"; attribute INIT_07 of Instram0 : label is "0000000000000000000000000000000000000000000000000000000000000000", attribute INIT_08 of Instram0 $:$ label is
0000000000000000000000000000000000000000000000000000000000000000 "; attribute INIT 09 of Instram 0 : label is
" $0000000000000000000000000000000000000000000000000000000000000000 "$; atribute INIT_0A of Instram0 : label is 00000000000000000000000 : label is " $0000000000 \overline{0} 00000000000000000000000000000000000000000000000000000 " ;$
ttribute INIT 0F of Instram0 : label is
tribute INIT_OF of Instram $0:$ label is

attribute INIT 00 of Instram 1 : label is
$8000000000 \overline{0} 00000800000000000000000000000810001000100010000000000$ "; attribute INIT_01 of Instram1 : label is
01000000000008000000000000000000080000100000001000100010000000000 "; attribute INIT_02 of Instram1 : label is
$0000000000008000010000000000000001008000010000000000800000800100 "$ attribute INIT_03 of Instram1 : label is
0100010000000000000080000100000000008000000000000000000001000100 "; ttribute INIT_04 of Instram $1:$ label is
"00000 0000000000000000000000000000000 attribute INIT 06 of Instram 1 : label is
0000000000000000000000000000000000000000000000000000000000000000 attribute INIT_07 of Instram $1:$ label is
000000000000000000000000000000000000000000000000000000000000000 "; attribute INIT_08 of Instram1 : label is
0000000000000000000000000000000000000000000000000000000000000000 "; attribute INIT_09 of Instram1 : label is attribute INIT OA of Instraml : label is attribute INIT_0B of Instram1 : label is "000000000000000000000000000000000000000000000000000000000000000" attribute INIT 0 C of Instram1 : label is
" $0000000000000000000000000000000000000000000000000000000000000000 " ;$ attribute INIT OD of Instram1 : label is "0000000000000000000000000000000000000000000000000000000000000000"; attribute INIT_OE of Instram1: label is attribute INIT 0F of Instraml : label is 0000000000000000000000000
attribute INIT 00 of Instram 2 : label is
"008200A000000000004100600000000000000041000100601800000000000000"; attribute INIT_01 of Instram2 : label is
" 000000000000000 C 300 E 000000000008200022000200020000002000000000000 "; attribute INIT 02 of Instram2 : label is " 0000000000 C 30003000000000000000000020002000000000000480300000003 ";
 attribute INIT 04 of Instram2 : label is
"000000030000000000000000000000 attribute INIT_05 of Instram2 : label is
, 0000000
attribute INIT 06 of Instram2 : label is attribute INIT 0B of Instram2 : label is
$0000000000 \overline{0} 00000000000000000000000000000000000000000000000000000$ "; tribute INIT 0C of Instram 2 : label is
"0000000000000000000000000000000000000000000000000000000000000000"; attribute INIT_0D of Instram2 : label is
$0000000000000000000000000000000000000000000000000000000000000000^{\prime \prime}$ attribute INIT_0E of Instram2 : label is
00000000000000000000000000000000000000000000000000000000000000 "; ttribute INIT_OF of Instram2 : label is
000
ttribute INIT 00 of Instram 3 : label is
"78005400000080007800540000000000084007C001 C051C0524A4208000000400"; ttribute INIT 01 of Instram 3 : label is 55000000800078005400000084007 CO
tribute INIT_02 of Instram3 : label is "000084007C001C085500000070005C attribute INIT_03 of Instram 3 : label is
1DC055A0000084007C001C0C2D80000080007800540000001400600A1D601D40"; ttribute INIT_04 of Instram3 : label is ttribute INIT 05 of Instram 3 : label is attribute INIT 060000000000000000 In
" 0000000000000000000000000000000000000000000000000000000000000000 "; attribute INIT_07 of Instram3 : label is
 attribute INIT 08 of Instram 3 : label is
$00000000000000000000000000000000000^{\prime \prime}$; attribute INIT_09 of Instram 3 : label is
attribute INIT 0A of Instram3 : label is attribute INIT 0B of Instram3 : label is " $0000000000000000000000000000000000000000000000000000000000000000 "$; attribute INIT_0C of Instram3 : label is
0000000000000000000000000000000000000000000000000000000000 "; attribute INIT_OD of Instram3 : label is
000000000000 attribute INIT OE of Instram3 : label is O
" $000000000 \overline{0} 00000000000000000000000000000000000000000000000000000 " ;$
begin
Instram0: RAMB4_S16
--synopsys translate_of

GENERIC MAP (
NIT $00=>$ X" 0000014000001240000000 C 00000000010400000000000000000004000000000 ", NIT- $01 \Rightarrow$ X" $034000000 \mathrm{AC} 0000001 \mathrm{C} 00000124000000000000006 \mathrm{C} 00000000002 \mathrm{C} 000000940^{\prime \prime}$ NIT $02 \Rightarrow$ X" $^{2} 00001240000000000340000006 \mathrm{C} 005800000000002 \mathrm{C} 000000 \mathrm{~B} 40000003 \mathrm{C} 00000$ ", NIT_02 $\Rightarrow>$ X" $0000124000000000034000000000000010 \mathrm{C} 000000240000000000 \mathrm{D} 4000000000 "$ NIT_04 $\Rightarrow>$ X" 00000340000002 C 000000000000000000 F800000 24000000000000000001300 ", NIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_06 $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", NIT-07 $=>$ X" $0000000000000000000000000000000000000000000000000000000000000000 "$, NIT $08=>$ X"000000000000000000000000000000000000000000000000000000000000000000000000", NIT 0 A $\Rightarrow>$ X" $00000000000000000000000000000000000000000000000000000000000000000 "$, NIT $0 \mathrm{~B}=>$ X" $0000000000000000000000000000000000000000000000000000000000000000 "$, NIT 0 C $=>$ X" $0000000000000000000000000000000000000000000000000000000000000000 "$, NIT 0D $=>$ X" 000000000000000000000000000000000000000000000000000000000000000 NIT $0 \mathrm{E}=>$ X" 000000000000000000000000000000000000000000000000000000000000000 NIT_OF $\Rightarrow>$ X" 0000000 -synopsys translate_on
port map(ADDR $=>$ addr, $\mathrm{CLK} \Rightarrow$ clk, $\mathrm{DI}=>$ inst in( 15 downto 0 ), DO $=>$ inst out(15 downto 0 ), EN=>en, RST $=>$ rst, WE=>we);
nstram1: RAMB4_S16
-synopsys translat
NIT $00=>$ X" $8000000000000000800000000000000000000000810001000100010000000000 "$ NIT_01 $=>$ X" 01000000000008000000000000000000080000100000001000100010000000000 ", INIT-02 $\Rightarrow>$ X" $00000000000008000010000000000000001008000010000000000800000800100 "$, INIT-03 $=>$ X" $0100010000000000000080000100000000008000000000000000000001000100 "$, INIT-04 $\Rightarrow$ X" X0000000000000000000000000000000000000000000000000080000000000000000, INIT $05=>$ X" 000000000000000000000000000000000000000000000000000000000000000000000000001 ", INTT $07 \Rightarrow$ X" $000000000000000000000000000000000000000000000000000000000000000000 "$ ", INTT_07 $\Rightarrow>$ X" $0000000000000000000000000000000000000000000000000000000000000000 "$ ", INIT 09 => X" 000000000000000000000000000000000000000000000000000000000000000000 ", INIT_OA $\Rightarrow>$ X" 00000000000000000000000000000000000000000000000000000000000000000 ", INIT_OB $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT_0C $\Rightarrow>$ X" 000000000000000000000000000000000000000000000000000000000000000000000000 INIT_OD $=>$ X" 00000000000000000000000000000000000000000000000000000000000000 " INIT-0E $\Rightarrow>$ X" Nin-or $=>$ Xanlate
--synopsys translate_on
port map(ADDR $=>$ addr, CLK $=>$ clk, DI $=>$ inst_in(31 downto 16 ), DO=>inst_out(31 downto 16$)$, $\mathrm{EN}=>$ en, RST $=>$ rst, WE $=>$ we);

Instram2: RAMB4_S16
--synopsys translate_o
GENERIC MAP (
INIT_00 $\Rightarrow$ X" 008200 A 00000000004100600000000000000041000100601800000000000000 ",

 INT $03 \Rightarrow$ X" 0004000000000000010400040004000000000104012000000000580000020001 , NIT- $4 \Rightarrow$ X" 0000000300000000000000000000000000000000000001040004000000007000 , INIT $05 \Rightarrow$ X" 0000000000000000000000000000000000000000000000000000000000000000 INIT $06=>$ X" 000000000000000000000000000000000000000000000000000000000000000 NIT- $07 \Rightarrow$ X" 000000000000000000000000000000000000000000000000000000000000 ", INIT $08 \Rightarrow$ X" $^{-00000000000000000000000000000000000000000000000000000000000000 ", ~}$

INIT_09 => X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT-0A $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000000 ", INIT-0B $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT $10 \mathrm{C}=>$ X" 00000000000000000000000000000000000000000000000000000000000000000 ", INIT_OD $\Rightarrow>$ X" $0000000000000000000000000000000000000000000000000000000000000000 "$,, INIT_0E $=>$ X" $0000000000000000000000000000000000000000000000000000000000000000^{\prime \prime}$,, INIT_0F $=>$ X" 00000000000000000000000000000000000000000000000000001$)$ --synopsys translate_on
ort map(ADDR $=>$ addr, $\mathrm{CLK}=>\mathrm{clk}, \mathrm{DI}=>$ inst in(47 downto 32 ), $\mathrm{DO}=>$ inst_out(47 downto 32 ), $\mathrm{EN}=>\mathrm{en}$, RST $=>$ rst, WE $=>$ we);
nstram3: RAMB4_S16
-synopsys translate
ENERIC MAP $(205000000008000780054000000000084007 \mathrm{C} 001 \mathrm{C} 051 \mathrm{C} 0524 \mathrm{~A} 4208000000400$ ",
NIT-01 $\Rightarrow>$ X" 55000000800078005400000084007 C001C0734E5600638C51CA0548000008000"
NIT-02 $=>$ X"000084007C001C085500000070005C041CA01C00548000007000000854001D20",
NIT_03 $=>$ X"1DC055A0000084007C001C0C2D80000080007800540000001400600A1D601D40
NII-04 $\Rightarrow>$ X X
NIT- $06 \Rightarrow$ X" 0000000000000000000000000000000000000000000000000000000000000000000000 ",
NIT-06 $=>$ X" $0000000000000000000000000000000000000000000000000000000000000000 "$ ",
NIT- 08 => X" 00000000000000000000000000000000000000000000000000000000000000000 ",
NIT_09 $\Rightarrow>$ X" $0000000000000000000000000000000000000000000000000000000000000000 "$ ",
INIT_0A $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT_OB $=>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT-0C $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ",
 INIT 0 F $=>$ X" 00000000000000000000000000000000000000000000000000000000000000000 ") --synopsys translate on
 RST=>rst, WE=>we);
end architecture behavioural;
-- Program counter
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
entity pc is
port(clk,clr,lpc, incpc: in std_logic;
in addr: in std_logic_vector(15 downto 0);
out_addr: out std_logic_vector $(15$ downto 0 )
end entity pc ;
architecture behavioral of pc is
signal clipc: std_logic_vector(2 downto 0);
signal clipc: std_logic
signal out addrs: std _ogic_vector $(15$ downto 0$)$;
begin
clipc < = clr \& lpc \& incpc;

## proces begin

 beginif (rising
if (rising_edge(clk)) then
ase clipc is
hen " $110^{\prime \prime} \Rightarrow$ out addrs $<=($ others $=>~ ' ~ 0 ') ; ~$
hen " 111 " $\Rightarrow>$ out addrs $<=($ others $=>~ ' 0$ ');
when "101" $=>$ out_addrs $<=\left(\right.$ others $\Rightarrow>{ }^{\prime} 0^{\prime}$ );
when " 100 " $\Rightarrow>$ out_addrs $<=($ others $=>~ ' ~ 0 ') ~$
when " 010 " $\gg$ out_addrs $<=$ in_addr;
when "001" $\Rightarrow>$ out_addrs $<=$ in_addr +1 hen " 011 " $\Rightarrow>$ out addrs $<=$ in_addr + when " 000 " $=>$ out
when others $\Rightarrow>$ null;
end case;
end if;
out addr <= out_addrs;
nd process;
end process; end architecture behavioral;

- IF stage signals
ibrary IEEE
use IEEE.std logic 1164.all
Ise IEEE.std_logic arith.all;
use IEEE.std_logic_unsigned.all;
entity ifsigfmbr is
ort(branchsig jsig, rsig, macctrlr, fmmacsig: in std logic, (branchsig, jsig, rsig, macctrr, ft sop out, incpcout: out std logic)
nd entity ifsigfimbr;
achitecture ifsigfmbr beh of ifsigfmbr is signal bjr: std_logic;
signal bf: std $\bar{l}$ logic_vector $(1$ downto 0 ), begin
$\mathrm{bjr}<=$ branchsig or jsig or rsig or macctrlr bf $<=$ bjr \& fmmacsig;
process(bf) is
begin
hen "00" =>
lpc out $<=$ '0
NOP_out $<=$ ' 0 ';
incpoout $<=$ ' 0 ';
when " 01 " =
lpc_out $<=$ ' 1 ';
incpcout <= ' 1 ';
when " 10 " =>
lpc_out <='1';

NOP out $<=$ ' 1 '
incpcout <= '0';
when "11" =>
c_out <='
NOP_out <= '1';
ncpcout $<=$ ' 0 ';
when others $=>$
pc_out <= ' 0 ';
NOP_out $<=$ ' ${ }^{\prime}$ ',
incpcout <= '0';
end case;
end architecture ifsigfmbr_beh;

- IF-ID stage register
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std logic_1164.all;
use IEEE.std_logic_unsigned.all;
nuty ifidreg is
port(clr, clk: in std_logic,
instrin: in std_logic_vector(63 downto 0);
instrouttoid: out std_logic_vector(63 downto 0));
end entity ifidreg;
architecture ifidreg beh of ifidreg is
begin
begin
f(falling
case clr is
when ' 1 ' =>
instrouttoid <= (others $=>{ }^{\prime} 0$ ')
when ' 0 ' $=$
instrouttoid $<=$ instrin;
when othe
end case;
end if;
end process rpr;
end architecture ifidreg_beh;


## 3. ID STAGE

-- ID/ETM stage components and register
library IEEE;
use IEEE std logic 1164.all;
eIEEE std logic arith.all;
use IEEE.std_logic_unsigned.all

Addr: positive $:=16$ );
port(inst in: in std logic vector( $\mathrm{N}-1$ downto 0 );

- cfg_in, bitmapin: in std_logic_vector(N-1 downto 0 )

WB_write_data: in std_logic_vector( $\mathrm{N}-1$ downto 0 );
oc: in std_logic_vector(2 downto 0);
fpin: in std_logic vector(7 downto 0),
Ik, NOP_in, ID_flush_BR, regwr_sig, trw, vrw, jmpin, retin, lmfmex: in std_logic orfmex: in std - logic vector( 5 downto 0 );
TRDstin, VRDstin, RDstin: in std logic vector(4 downto 0);
DFout: out std_logic;
WB ctrl out: out std logic vector( 3 downto 0 );
XX ctrl out: out std logic_vector( 12 downto 0);
KT ctrl out: out std_logic_vector( 6 downto 0 );
PRR read 1 out, GPR_read2_out, sign_ext_out: out std_logic vector(N-1 downto 0 )
TR_read_out_ID, VR_read_out_ID: out std $\operatorname{logic\_ vector(N-1~downto~} 0$ )
Br _-Addr_out, PKT_Offset_out: out std_logic
shamt out: out std logic vector(5 downto o);
cr val out id, aer val out id: out std logic vector(7 downto 0 )
opcodeexout: out std logic vector( $(5$ downto $\overline{0}$ );
trrlsigsoutID: out std logic vector(24 downto 0);
wrdataout: out std logic_vector(N-1 downto 0);
RS1 out, RS2_out, RD_out, TR_out, VR_out: out std_logic_vector(4 downto 0))
end entity idstreg;
architecture idstreg_beh of idstreg is
ID stage componen
component id_stage is
generic(N. positive :=64,
Addr: positive $:=16$ )
st in: in std_logic_vector(N-1 downto 0);
WB_write_data: in std_ logic_vector(N-1 downto 0 )
loc: in std_logic_vector(2 downto 0),
ffpin: in std logic vector(7 downto 0),
Ik, NOP in, ID flush BR, regwr sig, jmpin, retin, 1mfmex: in std logic;
morfmex: in std_logic_vector( 5 downto 0 )
rw, vrw: in std_logic
TRDstin, VRD̄stin: in std logic vector( 4 downto 0 )
ppoodeout: out std logic vector( 5 downto 0 )
ID Flush: out std_logic;
WB _ctrl_out: out std_logic_vector( 3 downto 0)
EX_ctrl_out: out std_logic_vector(12 downto 0)
PKT_ctrl_out: out std_logic_vector(6 downto 0);
GPR_read1_out, GPR_read2_out, sign_ext_out: out std_-
TR_read_out, VR_read_out: out std_logic_vector(N-1 downto 0
Br_Addr, PKT_Offset: out std_Ogic_vector 0 );
lmor TRD, VRD, jump, ret: out std logic
ocr val stout, aer val out: out std_logic_vector(7 downto 0 )
ctrlssigsout: out std logic_vector( 24 downto 0 );
wrdataout: out std logic vector( $\mathrm{N}-1$ downto 0 )
ut, TR out, VR out: out std logic vector(4 downto 0 )); end component id_stage;
port(clk, ID Flush: in std logic-
ctrlin: in std_logic_vector(24 downto 0);
WB in: in std logic_vector(3 downto 0);
EX_in: in std_logic_vector(12 downto 0);
PKT_in: in std_logic_vector(6 downto 0);
GPR__read 1_in, GPR_read2_in, sign_ext_in: in std_logic_vector(N-1 downto 0);
TR read in, VR_read in: in std logic vector( $\mathrm{N}-1$ downto 0 );
Br Addr in, PKT Offset in: in std logic vector(Addr-1 downto 0 )
shamt_in: in std_logic_vector( 5 downto 0 )
lmor_in, jin_id, rin_id: in std_logic;
RS1_in, RS2_in, RD_in, TR_in, VR_in: in std_logic_vector(4 downto 0);
opcodein: in std_logic_vector(5 downto 0);
opcodeexout: out std_logic_vector(5 downto 0);
ctrlout: out std_logic_vector(24 downto 0);
WB_out: out std logic_vector(3 downto 0);
EX_out: out std_logic_vector( 12 downto 0$)$;
PKT out: out std logic vector( 6 downto 0$)$;
GPR read1 out, GPR read2_out, sign_ext_out: out std_logic_vector(N-1 downto 0 ),
TR_read_out_ID, VR_read_out_ID: out std_logic_vector(N-1 downto 0);
Br_Addr_out, PKT_Offset_out: out std_logic_vector(Addr-1 downto 0),
shamt_out: out std_logic_vector( 5 downto 0 )
Imor_out, TRD_out, VRD_out, jout id, rout id: out std_logic,
ocr_out_id, aer_out_id: out std_logic_vector $(7$ downto 0 )
RS $\overline{1}$ out RS2 2 out RD out TR out -VR out: out std logic vector( 4 downto 0 ); end component ess_idexreg;
-- JBR component
component jbrchk is
port(clk, IDFin: in std logic;
IDF_out1: out std_logic);
end component jbrchk;
-- signals declaration
signal IDFs, IDFs 1 , IDFs2: std_logic;
signal WBs: std_logic_vector( $\overline{3}$ downto 0 );
signal EXs: std_logic_vector( 12 downto 0);
signal TRrs, VRrs, GPR1s, GPR2s, signs: std_logic_vector(N-1 downto 0);
signal BrAddrs, PKTOs: std_logic_vector(Addr-1 downto 0),
signal shamts: std_logic_vector(5 downto 0);
signal lmors, TRDs, VRDs, js, rs: std_logic;
signal ocrs, aers: std_logic_ vector(7 downto 0);
signal RS1s, RS2s, RDs, TRns, VRns: std_logic_vector(4 downto 0); ignal ops: std_logic_vector(5 downto 0);
signal ctrls: std̄ logic vector(24 downto 0 );
begin
IDFout <= IDFs2;
IDFs2 <= IDFs or IDFs1;
 mpin $>$ jmpin, retin $=>$ retin, 1 mfmex $=>1$ mfmex, morfmex $=>$ morfmex, , $\rightarrow$, 1 , ID Flush $=>$ IDFs, WB ctrl_out=>WBs, EX_ctr1_out=>EXs, PKT_ctrl_out=>PKTs, GPR_read1_out=>GPR1s, GPR_read2_out=>GPR2s, sign_ext_out=>signs, TR_read_out=>TRrs, VR_read_out=>VRrs, Br_Addr $=>$ BrAddrs, PKT_Offset $=>$ PKTOs, shamt_out $=>$ shamts, Imor_out $=>$ Imors, TRD $=>$ TRDs, VRD $=>$ VRDs, jump $=>$ js, ret $\Rightarrow>$ rs, ocr_ val_stout $=>$ ocrs, aer_val_out $=>$ aers, ctrlsigsout $=>$ ctrls, wrdataout=>wrda
VR out
VVRns);
idexregcomp: ess_idexreg port map(clk=>clk, ID_Flush=>IDFs2, ctrlin=>ctrls, WB_in=>WBs EX in=>EXs, PKT in $=>$ PKTs, GPR read1_in=>GPR1s, GPR_read2_in=>GPR2s, sign_ext_in=>signs, TR- read in $=>$ TRrs, , VR_ read_in $=>$ VRrs, $B_{-}$_Addr_in $=>$BRAddrs, PKT_Offset_in $=>$PKTOs
 RS1_in $=>$ RS1s, RS2_in $=>$ RS2s, RD_in $=>$ RDs, TR_in $\Rightarrow>$ TRns, $V R$ in $=>V R n s$, opcodein $=>$ ops, opcodeexout $\gg$ opcodeexout, ctrlout $=>$ ctrlsigsoutID, WB_out $=>$ WB ctrl_ out, EX out $=>$ EX ctrl_ PKT_out $=>$ PKT_ctrl_out, GPR read1_out $>$ - ${ }^{\text {GPR }}$ _read1_out, GPR_read2_out $=>$ GPR_read2_out,

Imor out $=>1 \mathrm{mor}$ out, TRD out $=>$ TRD out, VRD out $=>$ VRD_out, jout_id $=>$ jumps, rout_id $=>$ rets,
ocr out id $=>$ ocr_val out id, aer out id $=>$ aer_val_out_id, RS1__ut $=>$ RS1_out, RS2_out $=>$ RS2_out,
$\stackrel{\text { ocr_out }}{\text { _d }}=>$ ocr_val_out_id, ar_
jbrchkcomp: jbrchk port map(clk=>clk, IDFin=>IDFs, IDF_outl=>IDFs1)
end architecture idstreg_beh;
--Individual components
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
entity id_stage is
generic(N: positive : $=64$
Addr: positive : $=16$ )
port(inst in: in std logic vector(N-1 downto 0 )
efg in bitmapin in std logic vector(N-1 downto
WB write data: in std logic vector( $\mathrm{N}-1$ downto 0 )
loc: in std logic vector(2 downto 0);
ffpin: in std logic_vector(7 downto 0); ${ }^{\text {mig }}$, jmpin, retin, lmfmex: in std_logic
lk, NOP_in, ID_flush_BR, regwr_sig, jmp
morfmex: in std_logic_vector(5 downto 0),
trw, vrw: in std logic;
Dstin: in std_logic_vector(4 downto 0);
RDstin, VRDstin: in std logic vector(4 downto 0 );
pcodeout: out std logic vector $(5$ downto 0 );
ID Flush: out std_logic;
B ctrl out: out std logic vector (3 downto 0)
X ctrl out: out std logic_vector( 12 downto 0 )
KT ctrl_out: out std_logic_vector(6 downto 0),
,
R_read_out, VR_read_out: out std_logic_vector(N-1 downto 0);

- ${ }^{-}$- PKT Offset- out std logic vector(Addr-1 downto 0 )

Br_Addr, PKI_ stsel logic vector(5 downto 0 );

Imor_out, TRD, VRD, jump, ret: out std logic
ocr_val_stout, aer_val_out: out std_logic_vector(7 downto 0) ;
ctrlsigsout: out std_logic_vector( 2 - downto 0 );
wrdataout: out std_logic_vector(N-1 downto 0);
end entity id_stage;
architecture id_stage_beh of id_stage is
-components
--tag and val reg file
port(TRNUMS, TRNUMD: in std_logic_vector(4 downto 0);
tag_in: in std_logic_vector(63 downto 0);
clk, tr_write: in std_logic;
tag_out: out std_logic_vector( 63 downto 0 ));
end component tagregfile;
--controller
port(opcode: in std_logic_vector( 5 downto 0 )
loc: in std_logic_vector ( 2 downto 0 );
ffpin: in std_logic_vector( 7 downto 0),
ctrlsigs: out std_logic_vector(24 downto 0));
end component cntunit0;
--GPR file
component regfile is
port(RD, RS1, RS2: in std_logic_vector(4 downto 0);
cfg_in, bitmapin: in std_logic_vector(N-1 downto 0 )
ritedata: in std_logic_vector( 63 downto 0 );
d, regwrite, regread: in std_logic;
rwrdataout: out std_logic_vector(63 downto 0); (need to have later)
d component regfile;

- SIGN EXT UNIT COMP
component signext is
generic(N: positive $:=64$;
port(immval: in std logic vector(imm-1 downto 0 )
sign: in std_logic;
extdval: out std_logic_vector(N-1 downto 0));
end component signext;
-- extra comp
component idextra is
generic(N: positive $:=64$
ort(regw, trw, wo :
wrregin, wrtagin, wrvalin: in std logic vector( $\mathrm{N}-1$ downto 0 );
wrdataout: out std logic vector(N-1 downto 0) 0
end component idextra
-- opcode for controller
component mux ct is
port ( n op, 1 m _op: in STD_LOGIC_VECTOR ( 5 downto 0 )
Im: in STD_LOGIC;
optoct: out STD_LOGIC_VECTOR ( 5 downto 0 ) );
end component mux_ct;
ignal opcodesig, optoctsig: std_logic vector $(5$ downto 0 ).
signal RS1 sig, RS2 sig, TR sig, VR sig: std_logic_vector(4 downto 0);
ignal immsig: std logic vector(Addr-1 downto 0 );
signal temp ctrl sigs: std logic vector( 24 downto 0 )
signal regrdsig: std_logic;
signal wrtagsig, wrvalsig, wrregsig: std_logic_vector(N-1 downto 0 ),
begin
opcodesig <= inst_in(63 downto 58)
opcodeout $<=$ optoctsig,
ctrlsigsout <= temp_ctrl_sigs;
RS1_sig $<=$ inst_in(52 downto 48);
RS2 $\operatorname{sig}<=$ inst in(47 downto 43);
TR_sig <= inst_in(42 downto 38);
VR_sig $<=$ inst_in(36 downto 32);
immsig $<=$ inst_in(21 downto 6 );
regrdsig $<=$ temp_ctrl_sigs(22);
ID Flush <= ID flush BR or NOP in or jmpin or retin;
jump $<=$ temp_-ctrl_sigs(21);
ret <= temp ctrl sigs (20)
WB_ctrl_out $<=$ inst_in 37$) \&$ inst in(31) \& temp_ctrl_ sigs(5) \& inst in(24); $\quad$ temp ctrl_sigs(1) PKT̄ ctrl_out $<=$ temp_ctrl_sigs(24 downto 23 ) \& temp_ctrl_sigs(16 downto 15) \& temp_ctrl_sigs( downto 2) \& temp_ctrl_-sigs(0);
Br_Addr $<=$ inst_in (21 downto 6 );
PKT_Offset $<=$ inst_in(21 downto 6);
shamt_out $<=$ inst in $(5$ downto 0$)$;
lmor out <= inst in(23);
TRD $<=$ inst in $(\overline{3} 7)$;
RD_out $<=$ inst_in(57 downto 53);
RS1_ out < = inst_in(52 downto 48)
RS2_out $<=$ inst_in(47 downto 43);
TR_out $<=$ inst_in(42 downto 38);

GPR read1 out <= wrregsig;
TR_read_out <= wrtagsig;
VR read out $<=$ wrvalsig
GPRfile: regfile port $\operatorname{map}(\mathrm{RD}=>$ RDstin,RS1 $1=>$ RS1_sig,RS2 $=>$ RS2_sig,writedata $=>$ WB_write_data $\mathrm{lk}=>\mathrm{clk}$, regwrite $=>$ regwr_sig, regread $=>$ regrdsig, readdatal $=>$ wrregsig, readdata $2=>$ GPR_read2_out $)$;

TRfile: tagregfile port
$\operatorname{map}($ TRNUMS $=>$ TR $\operatorname{sig}$, TRNUMD $\Rightarrow>$ TRDstin,tag in $=>$ WB write data,clk $=>$ clk,tr_write $=>$ trw,tag out $=$ >wrtagsig);

Rfile: tagregfile port $\quad$ RNUMD $=>$ VRDstin,tag in $=>$ WB_write_data,clk $=>$ clk,tr_write $=>$ vrw,tag_out $\Rightarrow$ map(TRNUM)
ontrol: cntunit0 port map(oplsts, loc $\Rightarrow>$ loc, ffpin=>ffpin, ocr val=>ocr_val_stout, aer_val=>aer_val_out, ctrlsigs=>temp_ctrl_sigs);
signextunit: signext port map(immval=>immsig, sign=>inst_in(22), extdval=>sign_ext_out);
xtraunit: idextra port map(regw=>regwr sig, trwr=>trw, vrwr=>vrw, wrregin=>wrregsig,
wrtagin $=>$ wrtagsig, wrvalin $=>$ wrvalsig, wrdataout $=>$ wrdataout);
muxctcomp: mux_ct port map(n_op=>opcodesig, $1 \mathrm{~lm} \_$op $=>$morfmex, $1 \mathrm{~lm}=>1 m f m e x$, optoct=>optoctsig);
end architecture id_stage_beh;
--Individual Components
-- New Design using block ram- TAG/VAL reg file
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic arith.all;
entity tagregfile is
port(TRNUMS, TRNUMD: in std logic vector( 4 downto 0 )
tag_in: in std logic vector (63-0)
clk, tr write:- in std logic;
tag out: out std logic vector( 63 downto 0$)$ );
end entity tagregfile;
architecture tagregfile_ beh of tagregfile is
--components
component tag_block is
port(addr: in std_logic_vector(4 downto 0)
din: in std_logic_ vector(31 downto 0), dout: out std_logic_vector(31 downto 0) lk: in std_logic
d component tag block
cmponent muxregl is
port(SRC, DST: in std_logic_vector(4 downto 0);
s_wr: in std_logic;
RSRD: out std_logic_vector(4 downto 0));
end component muxreg1;
--signals
ignal regaddress: std logic vector $(4$ downto 0$)$;
begin
compl port $\operatorname{map}(S R C=>$ TRNUMS, $\mathrm{DST}=>$ TRNUMD,
RSRD=> regaddress);
ort map(addr $=>$ ind ind 63 downto 32 ), dout $=>\operatorname{tag}$ out(63 townto 32), clk=>clk, wtr=>tr_write);
g blk compl: tag_block port map(adt $\Rightarrow$ regaddress, $\operatorname{din} \Rightarrow>\operatorname{tag}$ in $(31$ downto 0 ), dout $=>\operatorname{tag}$ out(31 ownto 0 ), clk=>clk, wtr=>tr_write)
end architecture tagregfile beh;
--Individual Component

- Tag reg Design using Block RAM
ibrary IEEE;
use IEEE.std_logic_1164.all;
entity tag_block is
port(addr: in std_logic_vector(4 downto 0
din: in std_logic_vector(31 downto 0);
dout: out std_logic_vector(31 downto 0 )
clk: in std logic;
wtr: in std logic)
end entity tag_block;
architecture tag_behave of tag_block is
component RAMB4_S16_S16 is
port(ADDRA, ADDRB: in std logic vector ( 7 downto 0 );
CLKA, CLKB: in std_logic
DIA, DIB: in std logic_vector( 15 downto 0);
ENA, ENB, RSTA, RSTB, WEA, WEB: in std_logic);
end component RAMB4_S16_S16
signal vcc, gnd: std_logic;
signal addr_ablk, addr_bblk: std_logic_vector(7 downto 0) begin
$\mathrm{vcc}<=$ ' 1 ';
gnd $<=$ ' 0 ';
addr ablk <= "00" \& addr \& vcc
addr_bblk <="00" \& addr \& gnd;
tagram0: RAMB4_S16_S16 port map(ADDRA $=>$ addr ablk, ADDRB=>addr bblk, CLKA=>clk g. COB $=>$ chlkt DIA 15 downto 0 ), ENA $=>$ vcc, $\mathrm{ENB}=>$ vcc, RSTA $=>$ gnd, RSTB $=>$ gnd, WEA $=>$ wtr, WEB $=>$ wtr);
end architecture tag behave;
.- MUX fro choosing btw RS1 and RD
library IEEE
se IEEE.std_logic_1164.all,
se IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
entity muxreg1 is
port(SRC, DST: in std logic vector(4 downto 0);
wr: in std logic
D: out std_logic vector(4 downto 0));
end entity muxregl;
begin
rocess(SRC, DST, s_wr) is
begin
ase s Wr is $\quad$ R
hen ' 1 ' $\Rightarrow$ RSRD $<=$ DST
when others $\Rightarrow>$ null;
end case;
-- GPR REG FILE
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
entity regfile is
port(RD, RS1, RS2: in std logic vector(4 downto 0);
port(RD, RS, $\quad$ cfg in, bitmapin: in std logic vector(N-1 downto 0$)$;
writedata: in std_logic_vector( 63 downto 0 );
clk, regwrite, regread: in std_logic;
- rdwrdataout: out std_logic_vector(63 downto 0); (need to have later)
-- rdwrdataout: outdata2: out std_logic_vector( 63 downto 0$)$ );
end entity regfile
architecture reg beh of regfile is


## components

omponent blockram is logic vector(4 downto 0); -- for RS1 and RS2, need to have mux for choosing either RS1 or RD
din1, din2: in std_logic_vector(15 downto 0),
dout1, dout2: out std_logic_vector( 15 downto 0 )
clk: in std_logic;
wr1, enr1, enr2: in std logic); --wrl - write is always in port 1, enr1, enr2 - for reg reads from 2 ports end component blockram;
component muxreg is
port(SRC, DST: in std_logic_vector(4 downto 0);
wr: in std_logic;
RSRD: out std_logic_
-signals
 sanal enl, en2: std logic;
begin
enl < = regread or regwrite;
en2 <= regread;
muxreg_comp: muxreg port map(SRC=>RS1, DST=>RD, s wr=>regwrite, RSRD=>regaddrl);
 din2 $2=>$ writedata( 63 downto 48 ), dout1 $=$ readdan );
bram comp2: blockram port map(addr1 $=>$ regaddr1, addr2 $2=>$ RS2, din1 $1=>$ writedata(47 downto 32 ), bram_comp2: blockram port 32p), dout1 $=>$ readdatal (47 downto 32 ), dout2 $=>$ readdata2 (47 downto 32 ), clk $=>\mathrm{clk}$, wrl $=>$ regwrite, enr1 $=>$ en 1, enr2 $=>$ en2 2 );
bram comp3: blockram port map(addrl $=>$ regaddr1, addr2 $=>$ RS 2, din $1=>$ writedata(31 downto 16 ), $\operatorname{din} 2=>$ writedata( 31 downto 16 ), dout $1=>$ readdata 1 (
bram comp4: blockram port map(addrl->regaddr1, addr2=>RS2, dinl=>writedata(15 downto 0 ), din $2=>$ writedata $(15$ downto 0$)$, dout $1=>$ readdatal $(15$ downto 0 ), dout $2=>$ readdata $2(15$ downto 0$)$, clk $=>\mathrm{clk}$, wrl $=>$ regwrite, enr1 $=>$ en1, enr2=>en2);
end architecture reg_beh;
--Individual components

- MUX for choosing btw RS1 and RD
library IEEE;
use IEEE.std_logic_
use IEEE.std
use IEEE.std logic unsigned.all;
entity muxreg is
port(SRC, DST: in std_logic_vector(4 downto 0);
s_wr: in std_logic;
end entity muxreg;
chitecture muxreg beh of muxreg is
begin
process(SRC, DST, s_wr) is
begin
case s_wr is
when ' ${ }^{\prime}$ ' $=>$ RSRD $<=$ SRC
when ' 1 ' $\Rightarrow>$ RSRD $<=$ DST
when others $\Rightarrow>$ null;
end case;
nd architecture muxreg beh;
-- Block Ram
library IEEE;
library IEEE;
use IEEE.std_logic_1164.all;
entity blockram is $\quad$ is ) -- for RS1 and RS2, need to have mux for choosing
port(addr1, addr2:
either RSI or RD
din1, din2: in std_logic_vector( 15 downto 0 );
dout1, dout2: out std_logic_vector( 15 downto 0 );
clk: in std_logic;
wr1, enr1, enr2: in std_logic); --wr1 - write is always in port 1, enr1, enr2 - for reg reads from 2 ports end entity blockram;
architecture ram behe fock is
aromen RA_- ${ }^{2}$ S16
port(ADDRA, ADDRB: in std logic vector( 7 downto 0 );
CLKA, CLKB: in std logic;
DIA, DIB: in std logic vector( 15 downto 0);
DIA, DIB: in std_-ogic_vector(ot(15 downto 0),
DOA, DOB: out std_, logic_ vector, WEA, WEB: in std_logic); end component RAMB4_S16_S16;


## signal gnd: std logic;

ignal addr_ablk, addr_bblk: std_logic_vector(7 downto 0)
begin
gnd < = ' 0 ';
addr_ablk <= "000" \& addr1;
addr bblk < = "000" \& addr2;
gpregram0: RAMB4_S16_S16 port map(ADDRA=>addr_ablk, ADDRB=>addr_bblk, CLKA $=>$ clk, CLKB $=>$ clk, DIA $=>$ din1, DIB $=>$ din2, DOA $=>$ dout1, $D O B=>$ dout2, $E N A=>$ enr $1, E N B=>$ enr2, RSTA $\Rightarrow$ gnd, RSTB $=>$ gnd, WEA $=>$ wrl, WEB $=>$ gnd $)$;
end architecture ram behave;
--Sign Extend Unit
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all,
use IEEE.std_logic_unsigned.all
entity signext is
generic(N: positive : $=64$;
port(immval: in std logic vector(imm-1 downto 0 )
sign: in std_logic;
extdval: out std_logic_vector(N-1 downto 0)); end entity signext;
architecture signextd_beh of signext is
signal stoint, intvall: integer,
begin
process(immval, sign, stoint, intvall)
begin
stoint $<=$ conv integer(immval);

I
hen ' 0 ' $=>$ intvall $<=$ stoint,
when 'l' $\Rightarrow>$ intvall $<=-$ stoint,
when others $\Rightarrow>$ null;
end case;
extdval <= conv std logic_vector(intvall, N);
end process;
nd architecture signextd beh;
-- micro instructions controller for ESPR

## library IEEE;

se IEEE.std_logic_1164.al
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
entity cntunit0 is
port(opcode: in std logic_vector(5 downto 0);
loc: in std_logic_vector(2 downto 0);
ffpin: in std_logic_vector(7 downto 0);
ocr_val, aer_val: out std_logic_vector(7 downto 0); ;- for 8 bit output code register ctrisigs: out std
begin
process(opcode, loc, ffpin) is
begin
case opcode is
$\left.\begin{array}{l}\text { when " } 000000 \text { " }=> \\ \text { ctrlsigs }<=(\text { others }=>~ ' ~ \\ 0\end{array}\right)$ ); -- NOP for opcode ' 000000 '
ocr_val $<=\left(\right.$ others $=>{ }^{\prime} 0$ '); - - No Status
aer_val <= (others $\Rightarrow>{ }^{\prime} 0$ )';
when "000001" =>
-- IN goes to inp_pkt ctrl
ctrlsigs <= "0100000000000000000000000001";
ocr_val $<=($ others $=>$ ' 0 ')
aer_val $<=$ (others $=>$
-- OUT
ctrlsigs $<=$ " 10000000000
ocr_val $<=$ (others $=>{ }^{\prime}{ }^{\prime}$ );
aer_val <= (others $=>{ }^{\prime} 0$ ')
when "000011" =>

- FWD goes to outp_pkt_ctrlr
rrlsigs $<=$ " 0000000000000000000001100 ",
cr_val <= "00000001";
aer_val <= ffpin;
ABORT1 goes to outp pkt ctrlr -- ABORT1-sets LOC bits to ' 0
trlsigs <= "0000000000000000000001100";
ocr_val <= "00000010";
aer_val(3) <= '0';
er $\operatorname{val}(7$ downto 4$)<=$ ffpin(7 downto 4); -- $\mathrm{AER}=\operatorname{Unused}(7-5), \mathrm{R}(4), \mathrm{E}(3), \operatorname{LOC}(2-0)$
er_val( 2 downto 0$)<=\mathrm{ffpin}(2$ downto 0 );
when "000101" $=>$
trlsigs $<=$ "0000000000000000000001000";
cr val <= "0000001 l";
er_val <= (others => '0')
- CLR - for GPRs - has reg write ctrl signal on

CLR-10
$\begin{array}{ll}\text { ctrlisigs } & ={ }^{0} 00100000000 \\ \text { ocr val }<=(\text { others }=> & \text { ' }\end{array}$
aer_val $<=$ (others $=>$ ' 0 )
when "000111" =>

- MOVE for GPRS - has reg write ctrl signal on
trlsigs <="00100000000000000000110000";
ocr_val $<=($ others $=>~ ' 0 ')$;

when "001000" $=>$
-- MOVI for GPRS
ctrlsigs <= "00000000000000000000110000";
ocr_val $<=$ (others $=>{ }^{\prime} 0^{\prime}$ );
aer_val $<=$ (others $=>{ }^{\prime} 0^{\prime}$ );
when "001001" $=>$
- ADD for GPRS last bit is for load status re ctrlsigs < = "00100000000000000100110000";

aer_val $<=$ (others $=>{ }^{\prime}$ ' $)$
- SUB for GPRS last bit is for load status reg ctrlsigs $<=$ "0010000000000000101110000"; ocr_val <= (others => ' ${ }^{\prime}$ ');
aer_val $<=$ (others
when " 001011 " $=>$
when " 001011 " $=>$
-     - INCR for GPRS last bit is for load status re
- -rrlsigs $<=$ " 00100000000000000110110000 ";
ocr__val $<=$ (others $=>$ ' 0 ');
aer val <= (others => ' 0 ');
when "001 100 " =
-- DECR for GPRS last bit is for load status reg ctrlsigs $<=$ "0010000000000000111110000"; ocr_val $<=\left(\right.$ others $=>{ }^{\prime} 0^{\prime}$ );
aer_val $<=$ (others $>$
when "001101" $=>$
OR for GPRS last bit is for load status reg
ocr_val <= (others => ' 0 ');
aer_val <= (others => ' 0 ')
when "001110" =>
-- AND for GPRS last bit is for load status reg ctrlsigs <= "0010000000000001011110000" ocr_val < $=\left(\right.$ others $\left.\Rightarrow>^{\prime} 0^{\prime}\right)$;
aer_val < $=$ (others
when "001111" $\rightarrow$ >
exrlsigs $<==0001000000$ bit is for load status reg
ocr_val <= (others => ' 0 ');
aer val <= (others $=>{ }^{\prime} 0$ ')
when " 010000 " $=>$
- ONES COMP for GPRS last bit is for load status reg trlsigs $<=$ "0010000000000000010110000";
ocr_val < = (others => ' 0 ');
aer_val $<=$ (others $=>{ }^{\prime} 0$ ')
when - SHL for GPRS
trlsigs < = "0010000000000010000110000"
ocr val $<=($ others $=>~ ' ~ ' ~ ' ~ ') ; ~ ;$
aer ${ }^{-}$val $<=$(others $\left.\Rightarrow>~ ' ~ 0 '\right) ; ~ ;$
when "010010" =>
- SHR for GPRS
rrlsigs <="0010000000000100000110000"
cr_val $<=($ others $=>~ ' 0 ') ;$
aer_val $<=$ (others $=>$ ' 0 )
when "010011" =>
-rrlsigs <="0010000000000110000110000";
ocr val $<=($ others $=>$ ' 0 ');
ctrlsigs <= "0010000000001000000110000";
ocr_val < ( others => ' 0 ');
ocr_val $<=$ (others $=>$
aer_val $<=\left(\right.$ others $\left.=>^{\prime}\right)$ )
when "010101" $=>$
-- LFPR
ctrlsigs $<=$ " $00000000010000000000110000 "$;
$\begin{array}{ll}\text { ocr_val }<=(\text { others } & => \\ \text { ' }\end{array}$ ');
aer_val $<=$ (others $=>{ }^{\prime} 0$ '),
when " 010110 " $\Rightarrow>$
-- STPR
ctrlsigs <= "0010000001000000000000000";
ocr_val < ( others $=>{ }^{\prime} 0$ ');
aer_- val <= (others => ' ${ }^{\prime}$ ');
when "010111" =>
-- BRNE
ctrlsigs <= "0010000100000000000000000";
ocr_val <= (others $=>{ }^{\prime} 0^{\prime}$ ),
thers => ' 0 ')
0 " $=>$
when "011000" =>
-- BREQ
ctrlsigs <= "0010001000000000000000000"
ocr_val <= (others => ' 0 ')
aer_val < $=$ (others $=>{ }^{\prime} 0^{\prime}$ )
when "011001" =>
-- BRGE
ctrlsigs <= "0010001100000000000000000";
ocr_val $<=$ (others $\Rightarrow>^{\prime} 0$ ')
er_val $<=$ (others $=$
when "011010" $=>$
-- BNEZ
ctrlsigs $<=$ " $0010010000000000000000000 "$ "
ocr_val <= (others $=>{ }^{\prime} 0{ }^{\prime}$ );
aer_val <= (others => ' 0 ')
when "011011" =>
$-\mathrm{BEQZ}$
trlsigs $<=$ " 0010010100000000000000000 ";
ocr_val < = (others => ' 0 ')
aer_-val $<=($ others $=>~ ' 0$ ')
when "0
-- JMP
ctrlsigs <= "0001000000000000000000000";
ocr_val < = (others => '0)
aer_val $<=$ (others $=>{ }^{\prime} 0$ )
when "011101" =>
- RET
trrlsigs <= "00001000000000000000000000"; ocr_val $<=($ others $=>~ ' 0 ') ;$
er_ val <= (others $=>$ ' 0 ');
when "011110" $\Rightarrow$
-- GET
ctrlsigs $<==($ others $=>~ ' 0 ') ; ~$
aer_val $<=$ (others => ' $0^{\prime}$ );
ocr_val <= (others => ' 0 ');
aer_val $<=($ others
when $" 100000 "=>$
-- BGF -- have this as branch type instr - no connection with ESS ctrl ctrlsigs $<=$ " 0000011000000000000000000 ";
ocr_val <= (others => ' 0 ');
aer_val < = (others => ' 0 ');
when " 100001 " $=>$
-- BPF -- have this as branch type instr - no connection with ESS ctrl -- BPF -- have trisigs $<==00000111000000000000000000$ ";
ocr_val <= (others => ' ${ }^{\prime}$ ');
-- NEWLY ADDED as on 5-6-0
when " 100010 " =>
-- ABORT2 goes to outp_pkt_ctrlr -- ABORT2-sets LOC bits to '0' and sets E bit to '1' ctrlsigs < = "0000000000000000000001100";
ocr_val <= "00000100";
$-\overline{\mathrm{AER}}=\operatorname{Unused}(7-5), \mathrm{R}(4), \mathrm{E}(3), \operatorname{LOC}(2-0)$
aer_val(3) $<=$ ' 1 ';
aer_val(7 downto 4) <= ffpin(7 downto 4); -- AER = Unused(7-5), R(4), E(3), LOC(2-0) aer_val(2 downto 0
when " 100011 " $=>$
-- BLT
ctrlsigs <= "0010000000000000000000000";
ocr_val <= (others => ' 0 '),
aer_val < (others $=>{ }^{\prime} 0$ ');
when "100100" $=>$
-- SETLOC
ctrlsigs $<=$ " $0000000000000000000000100 "$
ocr_val < ( (others => ' 0 ');
aer_val(2 downto 0$)<=$ loc; $(7$ downto 3 );
when "100101" $=>$
ctrlsigs $<=$ (others $=>{ }^{\prime} 0$ ');
ocr_val $<=$ (others $=>{ }^{\prime} 0^{\prime}$ ),
aer_val $<=$ (others $=>{ }^{\prime} 0^{\prime}$ ) when "100110" $=>$
 ocr_val $<=\left(\right.$ others $\left.\Rightarrow>^{\prime} 0^{\prime}\right)$ aer_val $<=$ (others
when " $100111 " ~$
 ctrisigs $<=\left(\right.$ others $=>0^{\prime}{ }^{\prime}$ ');
ocr val $<=\left(\text { others }=>{ }^{\prime}\right)^{\prime}$ ) aer_val $<=$ (others $=>{ }^{\prime} 0^{\prime}$ ) when " 101000 " $=>$
ctrlsigs $<=\left(\right.$ others $=>{ }^{\prime} 0^{\prime}$ ); ocr_val <=( (others $=>^{\prime} 0^{\prime}$ ')
aer_val $<=$ (others $=$
when "101001" $=>$
ctrlsigs $<=\left(\right.$ others $\left.=>{ }^{\prime} 0^{\prime}\right) ;$;
ocr val $<=($ others $=>~ ' ~$
0
 when "101010" $=>$

$$
\text { ctrlsigs }<=\text { (others } \Rightarrow{ }^{\prime} 0^{\prime} \text { '; }
$$

$$
\begin{aligned}
& \text { ocr_val }=\text { (others } \\
& \text { aer_val }<=\text { (others } \Rightarrow 0^{\prime} \text { ); ; }
\end{aligned}
$$

$$
\text { when " } 101101 " \Rightarrow
$$

$$
\begin{aligned}
& \text { When "trlsigs }<=(\text { others } \Rightarrow> \\
& \text { c } \\
& 0
\end{aligned} \text { '); }
$$

$$
\begin{aligned}
& \text { ocr val }<=\left(\text { others }=>{ }^{\prime} 0^{\prime}\right) ; \\
& \text { aer val }<=\left(\begin{array}{l}
\text { others }
\end{array}=0^{\prime} 0^{\prime}\right.
\end{aligned}
$$

$$
\begin{aligned}
& \text { aer-val }<=\left(\text { others }=>{ }^{\text {ae' }}\right) \\
& \text { when " } 101110^{\prime \prime}=>
\end{aligned}
$$

$$
\begin{aligned}
& \text { when } \\
& \text { ctrlsigs }<=(\text { others }=>~ ' ~
\end{aligned} \text { ') }
$$

$$
\text { ocr_val }<=\left(\text { others } \Rightarrow 0^{\prime}\right) ;
$$

$$
\text { aer_val }<=\text { (others }=>\text { ' } 0 \text { ') }
$$

$$
\begin{aligned}
& \text { aer_val }<=\text { (others } \\
& \text { when " } 1111 "=>
\end{aligned}
$$

$$
\begin{aligned}
& \text { when "101111" => } \\
& \text { ctrlsigs }<=\text { (others => ' } 0 \text { '); }
\end{aligned}
$$

$$
\text { ocr_val <= (others } \left.\Rightarrow>^{\prime} 0^{\prime}\right) ;
$$

$$
\text { aer_val }<=(\text { others }=>\text { ' } 0 \text { ') }
$$

$$
\begin{aligned}
& \text { aer_val < = orers } \\
& \text { when " } 110000 \text { " => }
\end{aligned}
$$

$$
\text { ctrlsigs }<=\text { (others } \Rightarrow{ }^{\prime} 0^{\prime} \text { '); }
$$

$$
\begin{aligned}
& \text { ocr_val }<=\text { (others }=>\text { oth }^{\prime} \text { ); } \\
& \text { aer_val }
\end{aligned}
$$

$$
\text { vhen " } 110001 "=>
$$

$$
\text { cr_val }<=\left(\text { others } \Rightarrow{ }^{\prime} '^{\prime}\right) \text { ) }
$$

$$
\text { aer_val }<=\text { (others } \Rightarrow>^{\prime} 0^{\prime} \text { ) }
$$

when "1 10010" =>
ctrlsigs $<=\left(\right.$ others $\Rightarrow>^{\prime}{ }^{\prime}$ ')
cr__val $<=\left(\right.$ others $\left.=>{ }^{\prime}{ }^{\prime}\right) ;$;
aer val $<=\left(\right.$ others $\left.=>0^{\prime}\right)$;
when "110011" $\Rightarrow$
ctrlsigs $<=$ (others $=>{ }^{\prime} 0^{\prime}$ ';
ocr_val $<=($ others $=>~ ' 0 ')$;
aer_val $<=$ (others $=>{ }^{\prime} 0$ '),
when " 110100 " $\Rightarrow$
$\begin{aligned} & \text { when } \\ & \text { ctrlsigs }<=(\text { others }\end{aligned}=>{ }^{\prime} 0^{\prime}$ ); ocr_val $<=($ others $=>~ ' 0 ')$; ocr_val $<=$ (others $=>$ ' 0 '); er_val $<=$ (others $=>$ ctrlsigs $<=$ (others $=>$ ' 0 ');
 aer_val $<=$ (others $=>{ }^{\prime} 0$ '); when "110110" =>
ctrlsigs $<=\left(\right.$ others $=>{ }^{\prime} 0^{\prime}$ ); ocr_val $<=$ (others $\Rightarrow>^{\prime} \mathbf{'}^{\prime}$ '; aer_val $<=$ (others $=>$ ' $)$;
when "110111" =>
ctrlsigs $<=\left(\right.$ others $\left.\Rightarrow>^{\prime} 0^{\prime}\right)$;
 when " 111000 " $=>$
ctrlsigs $<=($ others $=>~ ' 0 ')$;
$\left.\begin{array}{ll}\text { ocr_val }<=(\text { others }=>~ ' ~ \\ 0\end{array}\right)$; aer_val $<=$ (other
when $" 111001 "=$
ctrlsigs $<=\left(\right.$ others $\left.=>{ }^{\prime} 0^{\prime}\right)$;
ocr_val $<=$ (others $=>{ }^{\prime}{ }^{\prime}$ ');
aer_val $<=$ (others $=>~ ' 0$ ');
when "111010" =>
ctrlsigs $<=\left(\right.$ others $\left.=>{ }^{\prime} 0^{\prime}\right) ;$
ocr val $<=\left(\right.$ others $\left.=>{ }^{\prime} 0^{\prime}\right) ;$
ocr_val $<=($ others $=>~ ' 0 ') ; ~ ; ~$
aer val $<=\left(\right.$ others $\left.=>{ }^{\prime} 0^{\prime}\right) ;$
when "111011" $=>$
ctrlsigs $<=\left(\right.$ others $=>{ }^{\prime}{ }^{\prime}{ }^{\prime}$ );
ocr_val $<=\left(\right.$ others $=>{ }^{\prime} 0^{\prime}$ ');
aer_val <= (others => ' 0 ');
when " 111100 " $=>$
ctrlsigs $<=($ others $=>~ ' ~$ '); $\left.\begin{array}{l}\text { ocr_val }<=(\text { others }=>~ ' ~ \\ 0\end{array}\right)$ ); aer_val $<=$ (others $=>$
when "11101" $=>$ ctrlsigs $<=\left(\right.$ others $\Rightarrow>{ }^{\prime} 0$ '); ocr_val $<=$ (others $=>{ }^{1} 0^{\prime}$ ); aer_val < (others $=>{ }^{\prime} 0$ ); when "111110"
ctrlsigs $<=$ (others $\Rightarrow>^{\prime} 0$ ')
ocr_val $<=\left(\right.$ others $\left.\Rightarrow>^{\prime} 0^{\prime}\right) ;$ aer_val $<=$ (others $=>$
when "11111" $=>$
ctrlsigs $<=\left(\right.$ others $\left.=>{ }^{\prime} 0^{\prime}\right) ;$
ocr val $<=\left(\right.$ others $\left.=>{ }^{\prime} 0^{\prime}\right)$
ocr_val $<=($ others $=>0 '$
aer_val $<=\left(\right.$ others $\left.\Rightarrow{ }^{\prime} 0^{\prime}\right) ; ~$
when others $=>$
ctrlsigs $<=$ (others $=>$ ' 0 ');
ocr_val $<=\left(\right.$ others $\left.\Rightarrow>{ }^{\prime} 0^{\prime}\right)$
aer_val $<=\left(\right.$ others $\Rightarrow{ }^{\prime} 0^{\prime}$ )
end case;
end process;
end architecture cntbeh;
-- extra circuit for getting written values
library IEEE;
use IEEE.std_logic_1164.all;
se IEEE.std_logic_arith.al
se IEEE.std_logic_unsigned.all;
entity idextra is
eneric( N : positive $:=64$ );
ort(regw, trwr, vrwr: in std logic;
wrdataout: out std_logic_vector(N-1 downto 0));
nd entity idextra;
architecture idextra_beh of idextra is
begin
wrtv <= regw\&trwr\&vrwr,
process(wrtv, wrregin, wrtagin, wrvalin) is
begin
case wrtv is
when " 100 " $\Rightarrow>$ wrdataout $<=$ wrregin;
when "010" $\Rightarrow>$ wrdataout $<=$ wrtagin;
when others $=>$ wrdataout $<=($ others $=>$ ' 0 ');
end case;
end case,
end architecture idextra_beh;
-- MUX for choosing the INST opcode for controller
use IEEE.std logic_1164.all;
entity mux_ct is
LOGIC VECTOR ( 5 downto 0 )
m : in STD_LOGIC
ptoct: out STD LOGIC VECTOR ( 5 downto 0 ) ):
end entity mux_ct;
arch
begin
case 1 m is
when ' 0 ' $=>$ optoct $<=$ n_op;
when ' 1 ' $\Rightarrow>$ optoct $<=1 \mathrm{~lm}$ op;
when others
nd proce
end mux_ct_arch;

- ID/EX stage Regsiter
library IEEE;
use IEEE.std_logic
se IEEE.std_logic_arith.all;
use IEEE.std logic unsigned.all;
entity ess_idexreg is
generic(N: : positive := 64
eneric(N: positive $:=64$,
Addr: positive $:=16$ );
port(clk, ID Flush: in std logi
ctrlin: in std logic vector(24 downto 0 )
WB_in: in std_logic_vector(3 downto 0);
EX in: in std_logic_vector(12 downto 0);
PKT in: in std_logic_vector(6 downto 0),
GPR_read_ in, GPR_read_-_ in sR read in: in std logic_vector(N-1 downto 0);

hamt in: in std logic vector( 5 downto 0);

Imor_in, jin_id, rin_id: in std_logic;
cr_in_id, aer in id- in std logic_vector(7 downto 0);
RS1_in, RS2_in, RD in, TR_in, VR_in: in std logic vector(4 downto 0);
opcodein: in std logic vector ( 5 downto 0 );
opcodeexout: out std logic vector( 5 downto 0 );
ctrlout: out std_logic_vector(24 downto 0)
EX out: out std logic lector( 12 downto 0 ),
PKT_out: out std_logic_vector(6 downto 0);
GPR read1 out, GPR read2 out, sign ext out: out std logic vector( $\mathrm{N}-1$ downto 0 ) TR read out ID, VR read out ID: out std logic vector(N-1 downto 0 ) Br Addr out, PKT Offset out: out std logic vector(Addr-1 downto 0);
Br_Addr_out, PKT_Offset_out: out std_logic
shamt out: out std logic vector(5 downto 0)
lmor out, TRD out, VRD out, jout id, rout id: out std logic
ocr_out_id, aer_out_id: out std_logic_vector(7 downto 0)
RS1 out, RS2_out, RD_out, TR_out, VR_out: out std_logic_vector(4 downto 0)) end entity ess_idexreg;
architecture ess_idexreg_beh of ess_idexreg i
begin
process(clk, ID Flush, ctrlin, WB in, EX in, PKT in, GPR read1 in, GPR read2 in, sign_ext_in, TR read in, VR read in, jin id, rin id, Br_Addr_in, PKT_Offset_in, Imor_in, shamt_in, ocr_in_id, aer_in_id, RS1_in, RS2_in, RD_in) is
if (falling_edge(clk)) then
case ID Flush is
when ${ }^{-} 0^{\prime}=$
WB_out $<=$ WB_in
EX_out $<=E X$ in;
PKT_out $<=$ PKT_in;
GPR_ readl out $<=$ GPR read1 in;
GPR_read_out $<=$ GPR_read__in
GPR read2 out $<=$ GPR read2 in
TR_read_out_ID $<=$ TR_read_in;
VR_read_out_ID $<=$ VR_read_in;
sign_ext_out <= sign_ext_in,
Br Addr_out $<=\mathrm{Br}$ _Addr_in
PKT_Offset_out $<=$ PKT_Offset_in;
shamt _out $<=$ shamt_ in
mor_out $<=$ lmor_in; $^{2}$
RD_out $<=W B$ in $(3) ; ~$
$\begin{array}{ll} \\ \text { RD_out } & =W \text { WB_in }^{\text {in }}(2) ; \\ \text { cr_ out id } & <=\text { ocr in id }\end{array}$
cr_out _id $<=$ ocr_in_id
RS1 out $<=$ RS1_in;
RS2_out $<=$ RS2_in
RD_out $<=$ RD_in
TR_out $<=$ TR_in;
VR_out < = VR_in;
opcodeexout $<=$ op;
jout id $<=$ jin_id;
rout_id $<=$ rin_id
trlout $<=$ ctrlin.
alu_O: out std_logic;
ctrloutEX: out std logic vector( 24 downto 0);
opoutEX, mo: out std logic_vector( 5 downto 0 );
hout, GPR1 out, GPR2out, tagsigout: out std_logic_vector(63 downto 0);
RS1_out, RS2_out, RD_out, TR_out, VR_out: out std_logic_vector(4 downto 0)
WBct_out: out std logic_vector ( 3 downto 0);
braddrout: out std_logic_vector( 15 downto 0),
gf, pf, ess_full, le, AK, $\overline{\mathrm{PRr}}$, ldor, EPo, cok, lz: out std_logic;
outvalue: out std_logic_vector( 63 downto 0 );
oo: out std_logic_vector( 7 downto 0 );
stag: out std logic vector( $(2$ downto 0
oram, f1: out std_logic_vector(31 downto 0);
po: out std_logic_vector(31 downto 0));
end entity ex3top;
architecture ex 3 top_beh of ex 3 top is
-components
omponent ex 3 ster is
port(clk, clock, clk pkt, clr, IDV, EOP in, OPRAMready: in std logic;
inp_fm_ram: in std logic_vector( 31 downto 0 )
KToffid: in std _logic_vector( 7 downto 0 )
S1rgid, RS2 _logic_vector(6 downto 0); ;- for LFPR and STPR
,
STRD, FSTTRD, FSTVRD, VSTRD, VS̄TTRD, VSTVRD: in std logic vector(4 downto 0); --new
p_in, prop_in: in std_logic_vector( 5 downto 0);
GPR1id, GPR2id, TRidv, VRidv, extid, WBdatain, aofmex: in std logic vector(63 downto 0);
EXctid: in std logic vector( 9 downto 0); --12 downto 10(branch) get in next stage
PKTctid: in std logic vector( 6 downto 0 )
shamt: in std logic vector( 5 downto 0 );
regrd, trwx, trww, vrwx, vrww, rwx, rww, putin, lmor: in std_logic; --new
alu_O, ACK_in, PRready, ldopram, EOP_out, crcchkok, locz: out std_logic;
o: out std logic vector(7 downto 0);
tag: out st̄̃_logic_vector(2 downto 0);
gf, pf, ess_full, le: out std_logic;
mopregout: : forsta_
(31c_vector(31 downto 0);
pkt out: out std logic vector(31 downto 0));
end component ex3stage;
component exa_ex4-_eg is
braddrin: in std_logic_vector( 15 downto 0 )
ctrlinEX: in std logic_vector(24 downto 0);
opinEX: in std_logic_vector(5 downto 0);
WB in fm ex: in std logic vector(3 downto 0);
RS1_ in_ fmex, RS2 in_fm ex, RD in fm ex, TR_in_fm_ex, VR_in_fm_ex: in std_logic_vector(4
downto 0);
aluout fm ex, pktout_fm_ex, GPR1in, GPr2in: in std_logic_vector( 63 downto 0 );
braddrout: out std_logic_vector( 15 downto 0);
ctrloutEX: out sd logic vector( 24 downto 0 )
poutEX: out std_logic_vector(5 downto 0);
aluout_to_wb, pktout_to_wb, GPR1out, GPR2out: out std_logic_vector(63 downto 0);
--signals
signal ashoutsig, al sig, a2sig, pktinsig, pktoutsig, taginsig: std_logic_vector(63 downto 0);
begin
tagsigout <= taginsig;
ex3comp: ex3stage port
map(clk $=>$ clk,clock $=>$ clock, clk_pkt $=>$ clk_pkt,clr $=>$ clr,IDV $=>$ IDV,EOP_in $=>$ EPi,OPRAMready $=>$ ORr, in $\mathrm{p} \_\mathrm{fm}$ ram $=>$ iram,flag $\Rightarrow>$ flag,ocrID $=>$ ocrID, PKToffid $=>$ PKToffid,RSlrgid $=>$ RS 1 rgid, RS2rgid $=>$ RS2rgid, TRrgid $=>$ TRrgid, VRrgid $=>$ VRrgid,FSTRD $=>$ FSTRD,FSTTRD $=>$ FSTTRD,FSTVRD $=>$ FSTVRD,VSTR $\mathrm{D}=>$ VSTRD, VSTTRD $=>$ VSTTRD, VSTVRD $=>$ VSTVRD,op_in $=>$ op_ in,prop_in $=>$ prop_in,GPR1id $=>$ GP
Rlid,GPR2id $=>$ GPR2id,TRidy $\Rightarrow$ TRidv, VRidy $=>$ VRidy, extid $=>$ extid,WBdatain $=>$ WBdatain,aofmex $=>$ ao R1id,GPR2id $=>$ GPR2id,TRidv $=>$ TRidv,VRidv $=>$ VRidv,extid $=>$ extid, WBdatain $=>$ WBdatain,aofmex $=>$ ao
fmex,EXctid $=>$ EXctid,PKTctid $=>$ PKTctid,shamt $=>$ shamt,regrd $=>$ regrd,trwx $=>$ trwx, trww $=>$ trww,vrwx $=>$ vrwx, vrww $\Rightarrow>\mathrm{vrww}, \mathrm{rwx}=>\mathrm{rwx}, \mathrm{rww}=>\mathrm{rww}$, putin $=>$ putin,lmor $=>$ Im,alu_O=>alu_O,outvalue $=>$ outvalue, A CK_in $\Rightarrow>A K$, PRready $=>$ PRr,ldopram $=>1$ lor,EOP_out $=>E P o$,crcchkok $=>$ cok,locz $=>1 z$,ashout $=>$ ashoutsig, alout $=>$ al sig,a2out $=>$ a2sig,tagmuxout $=>$ taginsig,pkttoregs $=>$ pktinsig,oo $=>00$, stag $=>$ stag,g $f=>\mathrm{gf}, \mathrm{pf}=>\mathrm{pf}, \mathrm{e}$ ss_full $=>$ ess_full,le $=>$ le,mopregout $=>$ mo,out_to_ram $=>$ oram,firstoutp $=>$ f1,pkt_out $=>$ po);
ex3regcomp: ex3_ex4_reg port
map(clk $=>$ clk,EX_Flush_in $=>$ EX_Flush_in,braddrin $=>$ braddrin, ctrlinEX $=>$ ctrlinEX, opinEX $=>$ op_in,WB in_fm_ex $\Rightarrow>$ WBinfmid, $\overline{R S} 1$ in_ $\overline{\text { fm _ ex }}=>$ RSIrgid,RS2_in_fm_ex $\Rightarrow>R S 2$ rgid,RD_in_fm_ex $=>$ RDrgid,TR in_fm_ex $=>$ TRrgid, VR _in_fm_ex $=>$ VRrgid,aluout_fm_ex $=>$ ashoutsig.pktout_f__ex $=>$ pktinsig,
$\Rightarrow>$ GPRR1 in o _wb $=>$ aluout,pktout_to_wb $=>$ pktoutsig,GPR1 lout $=>$ GPR1 out,GPR2out $=>$ GPR2out,RS1_out_toregs $=>$ R S1_out,RS2_out_to_regs=>RS2_out,RD_out_to_regs $=>R D \_$out,TR_out_to_regs $=>T R \_$out, $V \bar{R}$ _out_to_re gs $=>$ VR_out, WB_out_fm_wb=>WBct_out);
end architecture ex3top beh;
-Individual components

- EX 3rd STAGE
ibrary IEEE
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all
use IEEE.std_logic_unsigned.all;
entity ex3stage is
entity ex3stage is
port(clk, clock, clk pkt, clr, IDV, EOP_in, OPRAMready: in std_logic;
inp_fm_ram: in std_logic_vector( $31^{-}$downto 0 )
as ocrID- in td lo - vector(7 downto 0);
PKToffid: in std _logic _vector( 6 downto 0 ); -- for LFPR and STPR
RSIrgid, RS2rgid, TRrgid, VRrgid: in std_logic vector(4 downto 0);
STRD, FSTIRD, FSTVRD, VSTRD, VSTTRD, VSTVRD: in std_logic_vector(4 downto 0); --new
in, prop in: in std_logic_vector(5 downto 0);
GPR1id, GPR2id, TRidv, VRidv, extid, WBdatain, aofmex: in std_logic_vector(63 downto 0);
EXctid: in std_logic_vector( 9 downto 0 ); --12 downto 10 (branch) get in next stage
KTctid: in std_logic_vector( 6 downto 0 )
hamt: in std_logic_vector(5 downto 0);
lu_O, ACK in PRready, Idopram, EOP out, crechkok, locz out std
ashout, alout, a2out, tagmuxout, pkttoregs, outvalue: out std_logic_vector( 63 downto 0 ); oo: out std_logic _vector( 7 downto 0);
stag: out std logic vector(2 dow
gf, pf, ess__full, le: out std_logic;
mopregout: out std logic vector(5 downto 0 )
mopregout. of firstoutp: out std_logic_vector(31 downto 0 );
pkt_out: out std_logic_vector(31 downto 0));
end entity ex3stage;
architecture ex3 beh of ex3stage is
---Components
--ALU
component alu chk 0 is
poneric (a, b: in integer :logic_-_vector( $\mathrm{N}-1$ downto 0 );
S3,S4,S5,Cin: in std_logic;
result: out std_logic_vector(N-1 downto 0);
o: out std_logic);
end component alu_chk0
-Shifter
component shift is
generic ( N : positive : $=64$;
M: positive $:=6$ );
port(input: in std_logic_vector ( $\mathrm{N}-1$ downto 0 );
S0, S1, S2: in std_logic;
shamt: in std_logic_vector (M-1 downto 0);
output: out std _logic_vector (N-1 downto 0));
end component shift;
-MUX before ALUSH
component muxalush is , $\sin$ out, ext in, FST out, PR in: in std logic vector(63 downto 0 );
port(GPR_in, TR_in, VR_in, ALU_- 8 : in std logic vector 2 downto 0 )
alumuxout: out std logic vector( 63 downto 0 )
nd component muxalush;
--MUX after ALUSH
component muxout is
port(aluout_in, shout_in: in std_logic_vector(63 downto 0);
Sout: in std_logic
alu_sh_out: out std_logic_vector( 63 downto 0 ) );
end component muxout;
-FWD
component fwd_new is
port(curop in, prevop in: in std_logic vector(5 downto 0);
regrd, trwx, trww, vrwx, vrww, rwx, rww: in std_logic;
RS1_in, RS2_in, EX_WB_RD_in, EX_WB_TRD_in, EX_WB_VRD-
pktmuxtopk: out std logic vector ( 2 downto 0 )
essmux tag. out std _logic_ vector( $(1$ downto 0 )
S8: out std logic_vector $(2$ downto 0$)$;
S9: out std_logic_vector(2 downto 0);
SSh: out std logic vector(2 downto 0);
Salush out: out std̄_logic)
end component fwd new,
--MUX before ESS/TA
port(TR in, ALU_Sh_out, FST_out, PR_in: in std_logic_vector(63 downto 0)


## nd component muxtas

--MUX before PKT
port(GPR_in, TR_in, VR_in, ALU_Sh_out, FST_out, PR_in: in std_logic_vector(63 downto 0);
Spkt: in std_logic_vector(2 downto 0);
pktmuxout: out std_logic_vector(63 downto 0));
end component muxpkt;
--PKT PROC UNIT
component pktproc is
generic(M: positive $:=32$
generic(M: positive : $=32$;
ort(clk, ininst p, IDV, EOP in p, outinst p, OPRAMready, lfpr_p, stpr_p: in std_logic;
inp fm ram: in std_logic_vector(M-1 downto 0),
inp fm mux: in std_logic_vector( $\mathrm{N}-1$ downto 0 )
flaginp: in std_logic_vector(7 downto 0);
crechkok: out std_logic;
lfstoff: in std logic vector( 6 downto 0 );
1dopram, $E O \overline{\mathrm{P}}$ _out, $\overline{\text { Pready, ACK_in, locz: out std_logic }}$
foutp: out std_-ogic vector(M-1 downto 0);
out to ram, pktout: out std_logic_vector(M-1 downto 0)
nd component pktproc;
--aereg
component aereg is
port(clk, ldaer : in std_logic,
lagval_in : in std_logic_vector(7 downto 0)
aerout : out std_logic_vector(7 downto 0));
end component aereg;
-ocreg
port(clk, ldocr : in std logic
val_in : in std_logic_vector(7 downto 0),
ocrout : out std_logic_vector(7 downto 0)),
end component ocreg;
--moreg
component moreg is
port(clk, ldmor : in std_logic;
hop_fmpkt in : in std_logic vector( 5 downto 0);
opout : out std logic vector( 5 downto 0 ));
end component moreg;
--ESS
-In order not to mess
port(tag in, value in: in std_logic_vector(63 downto 0 )
clk, clock, ess_we, ess_re, putin: in std_logic;
f, pf, ess_full, le: out std_logic;
outvalue: out std logic vector( 63 downto 0 )); end component esstop 0 ;

- Signals
-Signal s0 sh, s1_sh, s2_sh, s3_alu, s4_alu, s5_alu, cin_alu: std_logic
 signal aeroutsig, moroutsig, morout, ocrout: std_logic_vector(7 downto 0 ) signal gf_fm_ess, $^{2} f$ ff_ess, ccroutsigg, ccroutsigp, Osig: std_logic;
signal aluin1sig, aluin2sig, aluoutsig, shftinsig, shftoutsig, essoutvalue, tag_to_ess, val_to_ess, bdusig1 bdusig2, PRmuxsigin, pktmuxoutsig, tagmuxoutsig: std_logic_vector( 63 downto 0 ) signal S8sig, S9sig, SShsig: std_logic_vector(2 downto 0)
signal Sa_
tag fmed std logic vector(
signal stag fmfwd: std_logic_vector(1 downto 0);
begin
alu_O $<=$ Osig;
alout $<=$ aluin1sig;
a2out $<=$ aluin 2 sig;
pkttoregs < = PRmuxsigin;
stag $<=$ stag_sig
agmuxout $<=$ tagmuxoutsig;
|fpr_pctrl <= PKTctid(4); -- ctrlsigs(16)
stpr_pctrl <= PKTctid(3); -- ctrlsigs(15)
we_ess <= EXctid(9); -- ctrlsigs(14)
re_ess <= EXctid(8); -- ctrlsigs(13)
ldōcr_petrl <= PKTctid(2); -- ctrlsigs(3)
Idaer_pctrl <= PKTctid(1); -- $\operatorname{ctrlsigs}(2)$
Idpkreg pctrl <= PKTctid(0); -- ctrlsig
_pctrl < = PKTctid(5); --ctrlsigs(23)

1_-sh $<=\operatorname{EXctid}(6) ;-$ ctrlsigs(11)
2_-sh $<=\operatorname{EXctid}(5) ;-$ - ctrlsigs(10)
s3_alu <= EXctid(4); -- ctrlsigs(9)
s4_alu <= EXctid(3); -- ctrlsigs(8
5__alu <= EXctid(2); -- ctrlsigs(7)
in_alu $<=$ EXct
$0<=$ ocrout;
tag $\operatorname{sig}<=$ clr \& stag_fmfwd;
- Mapomp: alu chk0 port map(a=>aluin1sig, b=>aluin2sig, S3=>s3_alu, S4=>s4_alu, $\mathrm{S} 5=>\mathrm{s} 5$ _alu, Cin $=>$ cin_alu, result=>aluoutsig, $\mathrm{o}=>$ Osig);
alumux 1 comp: muxalush port $\operatorname{map}$ (GPR_in=>GPR 1id, TR_in=>TRidv, VR_in=>VRidv ALU_Sh_out=>aofmex, ext in=>extid, $\overline{\text { FST }}$ out=>WBdatain, PR_in=>PRmuxsigin, S8 $8=>$ S8sig, alumuxout=>aluin 1 sig);
ALU Sh out=>aofmex, ext_in=>extid, FST_out=>WBdatain, PR_in=>PRMuxsigin, $\mathrm{S} 8=>$ S9sig, alumuxout $\Rightarrow$ - aluin2sig);
shiftcomp: shift port map(input=>shftinsig, $\mathrm{S} 0=>\mathrm{s} 0$ _sh, $\mathrm{S} 1=>\mathrm{s} 1 \_$sh, $\mathrm{S} 2=>\mathrm{s} 2$ _sh, shamt $=>$ shamt, output=>shftoutsig);
shmuxcomp: muxalush port map(GPR in $=>$ GPR1id, TR_in $\gg$ TRidv, VR in $=>$ VRid, ALU_Sh_out=>aofmex, ext_in=>extid, FST_out->
alumuxout $=>$ shftinsig); alushmuxoutcomp: mu
alu sh_out=>ashout);
fwdcomp: fwd new port map(curop_in=>op_in, prevop_in=>prop_in, regrd=>regrd, trwx=>trwx, $\mathrm{trww}^{2}=>\mathrm{trww}, \mathrm{vrwx}=>\mathrm{vrwx}, \mathrm{vrww}=>\mathrm{vrww}, \mathrm{rwx}=>\mathrm{rwx}, \mathrm{rww}=>\mathrm{rww}$, RS1_in=>RS1rgid, TRD ${ }^{\text {oswb }}$ bryout $=>$ VSTTRD, TR in $=>$ TRrgid, VR in $\gg$ VRrgid, pktmuxtopk $=>$ spkt sig, essmux tag $=>$ stag fufwd, $88=>\overline{\text { S }} 8$ sig, $\mathrm{S} 9=>$ S 9 sig, $\mathrm{SSh}=>$ SShsig, Salush out $=>$ Ssig); tagmuxcomp: muxtag port map(TR_in=>TRidv, ALU_Sh_out $=>$ aofmex, $\overline{\text { FST__ }}$ _out $\gg$ WBdatain, PR_in $=>$ PRmuxsigin, Stag $=>$ stag_sig, tagmuxout $=>$ tagmuxoutsig);
pktmuxcomp: muxpkt port map(GPR_in=>GPR1id, TR_in=>TRidv, VR_in=>VRidv, ALU_Sh_out $=>$ aofmex, FST_out $=>$ WBdatain, PR_in $=>$ PRmuxsigin, Spkt $=>$ spkt_sig, pktmuxout=>pktmuxoutsig);
pktcomp: pktproc port map(clk $=>$ clk_pkt, ininst $p=>$ in_ pctrl, IDV $=>I D V$, EOP_in $\_$p $=>E O P \_$in, outinst $\mathrm{p}=>$ out pctrr , OPRAMready $=>$ OPRAMready, lfpr_ $\mathrm{p}=>1$ fpr_pctrl, stpr_ $\mathrm{p}=>$ stpr_pctrl, inp fm ram $=>$ inp fm ram, inp fm mux=>pktmuxoutsig, flaginp=>aeroutsig, crcchkok=>crcchkok,
 Ifstoff $=>$ PK 1offid, 1 dopranm $>$ locz, foutp $=>$ firstoutp, out_to_regs $=>$ PRmuxsigin, out_to_ram $=>$ out_to_ram, pktout $=>$ pkt_out)
eregcomp: aereg port map(clk=>clk, ldaer $\Rightarrow>1$ daer_pctrr, flagval_in $=>$ flag, aerout $=>$ aeroutsig); cregcomp: ocreg port map(clk $=>$ clk, ldocr $=>$ ldocr pctrl, val in $=>$ ocrID, ocrout $=>$ ocrout);
scomp: esstop 0 port map(tag in=>tagmuxoutsig, value in $=>$ VRidv, clk $=>$ clk, clock $=>$ clock, s. we $=>$ we ess, ess re $=>$ re ess, putin=>putin, $g f=>g f$, pf $=>$ pf, ess_full $=>$ ess_full, le=>le, utvalue $=>$ outvalue);
mopout $=>$ mopregout
end architecture ex3_beh
Individual Components
Behavioral level description
- overflow table
-1 stnum 2ndnum $\operatorname{sign} 0$
$\begin{array}{llllll}-- & + & + & - & 1-\text {-addition } \\ -- & - & - & + & 1-\text { addition } \\ -- & + & - & - & 1-\text { - subtraction }\end{array}$
+1 -- subtraction
library IEEE;
use IEEE.std_logic 1164.al
use IEEE.std_logic orithsigned.all;
entity alu_chk0 is
generic ( N : integer :=64),
port ( a , b: in std_logic_vector( N -1 downto 0 ) S3,S4, S5, Cin: in std_logic;
result: out std_logic_vector(N-1 downto 0 ) o: out std_logic);
end entity alu chen,
architecture sig: std logic vector( $\mathrm{N}-1$ downto 0
signal sel : std logic_vector(3 downto 0);
sel <= S3\&S4\&S5\&Cin;

```
addsubprocess: process(a, b, sel, sig) is
begin
case sel is
when "0000" =>
sig<= a;
when "0001" =>
sig <= b;
when "0010" =>
sig<= not a;
0<= '0',
when "0011" =>
sig < = not b;
o<= '0';
when "0100" =
sig<= a+b;
if(a(N-1)='0' and b(N-1)='0' and sig(N-1)='1') then
elsif( a(N-1) = '1' and b(N-1) = '1' and sig(N-1) = '0') then
0<= '1';
else
o<= '0';
end if;
when "0101" =>
ig<= a-b;
(a(N-1)='0' and b(N-1) ='1' and sig(N-1) ='1') then
elsif(a(N-1) = '1' and b(N-1) = '0' and sig(N-1) = '0') then
0<= '1';
olse
o<= '0';
end if;
when "0110" =>
ig <= a+"00000000000000000000000000000000000000000000000000000000000000000001";
sig<= a+"000000000000000000000
if(a(N-1)
else,
o<= '0;
when "1000" =>
sig <= b+"000000000000000000000000000000000000000000000000000000000000000001";
sig<= b+"0000000000000000000') then
if(b(N-1)
o<= '1'
o<= '0';
end if;
```

$0<=1$
else
else
$0<=1$
end if;
when " 1010 " $=>$
sig $<=\mathrm{a}$ or b
$0<=$ ' 0 ';
when "1011" =
$\operatorname{sig}<=a$ and $b ;$
o <= ' 0 ';
when " 1100 " $=>$
sig $<=\mathrm{a}$ xor b ;
$0<=$ ' 0 ';
when "1101" =>
$\operatorname{sig}<=\mathrm{a} ;$
$0<=0^{\prime} 0^{\prime} ;$
when " 1110 " =>
sig <= a;
o < = ' 0 ';
when "1111" =>
sig $<=\mathrm{a}$;
o $<=$
0
when others $=>$ null;
end case;
result <= sig;
end process addsubprocess
end architecture behavioral;
--Shifter
library IEEE;
library IEEE;
use IEEE.std_logic_164.alf;
use IEEE.std_logic_unsigned.all;
entity shift is
generic ( N : positive : = 64; S0, S1, S2: in std logic;
hamt: in std_logic_vector (M-1 downto 0); output: out std logic vector ( $\mathrm{N}-1$ downto 0 ) end entity shift;
architecture shifter_beh of shift is signal s: std_logic_vector (2 downto 0) begin
$\mathrm{s}<=\mathrm{S} 0 \& \mathrm{~S} 1 \& \mathrm{~S} 2$;
shftprocess:process(shamt, input, s) is variable shfft, inpt: integer
variable shftout: std_logic_vector( $\mathrm{N}-1$ downto 0 )
variable inpu, outpu: unsigned( $\mathrm{N}-1$ downto 0 )
variable shfu: unsigned(M-1 downto 0 ),
ariable in_var, temp_reg: std_logic_vector ( $\mathrm{N}-1$ downto 0 ); begin
hft := conv integer(shamt);
npt $:=$ conv integer(input); ;- unsigned.all
npu := conv_unsigned(inpt, N ); --arith.all shfu := conv_unsigned(shft, M);
n_var := input;
emp_reg := input;
ase s
hen " 000 " $=>$ shftout $:=$ input; -- pass thru

- LEFT SHIFT
when "001" =>
hftout := conv std logic vector(outpu, N )
-- RIGHT SHIFT
when "010" =>
outpu := shr(inpu, shfu)
shftout $:=$ conv std logic_vector(outpu, N )
- ROTATE LEFT
when "011" =>
for i in shamt'low to shamt'high loop
if $($ shamt $(\mathrm{i})=$ ' 1 ') then
for j in 0 to $\left(\left(2^{* *} \mathrm{i}\right)-1\right)$ loop
temp_reg( j ) $:=$ in_var((N- $\left.\left.\left(2^{*} * \mathrm{i}\right)\right)+\mathrm{j}\right)$; end loop;
for k in $\left(2^{* *}\right.$ i) to $\mathrm{N}-1$ loop
temp reg $(\mathrm{k}):=$ in $\operatorname{var}\left(\mathrm{k}-\left(2^{*}{ }_{\mathrm{i}}^{\mathrm{i}}\right)\right.$;
end loop;
in_var := temp_reg;
end if;
shftout := temp_reg;


## --ROTATE RIGHT

for i in shamt'low to shamt'high loop
if (shamt $(\mathrm{i})=$ ' 1 ') then
for j in $\mathrm{N}-1$ downto $\mathrm{N}-\left(2^{* *} \mathrm{i}_{\mathrm{i}}\right)$ loop
temp_reg(i)
for k in $\left(\left(\mathrm{N}-\left(2^{*} \mathrm{*}_{\mathrm{i}}\right)\right.\right.$ )-1) downto 0 loop
temp_reg $(\mathrm{k}):=$ in_var(k+(2**)
end loop;
in_var:= temp_reg
end if;
shftout:= temp res
when "101" => shftout := input; -- pass thru
hen "110" $=>$ shftout := input, -- pass thru
when "111" $\Rightarrow$ shftout := input; -- pass thru
when others $\Rightarrow$ shftout := input; -- pass thru
end case;
utput $<=$ shf
nd architecture shifter beh;
--MUX used as mux before ALU/Shifter
library IEEE;
use IEEE.std_logic_1164.all;
entity muxalush is
ort(GPR in TR in, VR in, ALU Sh out, ext in, FST_out, PR_in: in std_logic_vector(63 downto 0);
S8: in std logic vector(2 downto 0);
alumuxout: out std logic vector(63 downto 0 );
end entity muxalush;
rchitecture muxalush beh of muxalush is
signal alumuxoutl: std__logic_vector(63 downto 0 );
begin
oress(S8, GPR in, TR in, VR in, ALU Sh out, ext_ in, FST_out, PR_in, alumuxoutl) is
begin
case S 8 is
when " 000 " $=>$ alumuxout $<=$ GPR_
when "001" $\Rightarrow$ a alumuxout $1<=$ TR_in,
when "010" $\Rightarrow>$ alumuxout $1<=V R$ in;
when "011" $=>$ alumuxout $<=$ ALU_Sh_out
when " 101 " $\Rightarrow$ alumuxout1 $<=$ FST_out
when " 110 " $\Rightarrow>$ alumuxout $<=$ PR_in;
when " 11 " $\Rightarrow>$ alumuxout1 $<=$ alumuxout1;
when others
end case;
end case;
end process;
end architecture muxalush_beh;
--FWD Unit
library IEEE;
use IEEE.std_logic_1164.all;
entity fwd_new is
port(curop_in, prevop_in: in std_logic_vector(5 downto 0)
regra, trwx, trww, vrwx, vrww, rwx, rww: in std logic
VRDoswbtryout, TRDoswbtryout, TR in_WB_TRD_in, EX_WB_VRD_in, RDoswbtryout,
ploswbtryout, TRDoswbtryout, TR in, VR_in: in std_logic_vector(4 downto 0);
essmux tag: out std logic vector( 1 downto 0 ;
S8: out std _logic_vector(2 downto 0);
S9: out std_logic_vector(2 downto 0);
SSh: out std_logic vector(2 downto 0);
Salush_out:- out std_ logic);
end entity fuwd_new;
archit
begin
-- FOR ALU MUX1
s8p.process(regrd, trwx, trww, vrwx, vrww, rwx, rww, RS1_in, RS2 in, EX WB RD in
EX_WB_TRD_in, EX_WB_VRD_in, RDoswbtryout, TRDoswbtryout, VRD̄oswb̄tryout, curop in,
prevop_in, TR_in, VR_in) is
begin
f(prevop_in = "010101") then --LFPR (LFPR o/p in PKt proc unit will change, so giving from there itself
o ALU as passthru)
lsif(curop in $=$ " $0001000^{\prime \prime}$ ) then a
S8 <= "111"; -- sign ext val as ALU input
elsif(reegrd = '1' and RS1_in $/=" 00000$ " and EX_WB_RD_in = RS1_in and rwx = ' 1 ') or (regrd = ' 1 ' and
TR_in $/=" 00000$ " and $E \bar{X} \_$WB_TRD_in $=$TR_in and $\operatorname{trwx}=$ ' 1 ') or (regrd = ' 1 ' and VR_in $/=" 00000$ " and $E X_{-}^{-W B} V_{-} V_{1}$ in $=V R_{-}$in and vrwx $=$' 1 ')) then
S8 < = "011"; -- ALU output as ALU input
elsif(regrd = ' 1 ' and RS1_in $/=" 00000$ " and RDoswbtryout = RS1_in and rww = ' 1 ') or (regrd = ' 1 ' and
TR in $/==00000$ " and TRR TR in $/=" 00000$ " and TRDoswbtryout $=$ TR in and trww = ' 1 ') or (regrd = ' 1 ' and VR_in $/=" 00000$ " an S8 < = "101"; -- 4th stage output as input
elsif(regrd = '1' and TR_in / = "00000" and RS1_in = "00000" and trwx = '0' and trww = ' 0 ') then
S8<= "001"; -- TR as ALU input
elsif(regrd = ' 1 ' and VR_in $=$ = 00000 " and RS1_in = "00000" and vrwx = '0' and vrww = '0') then $8<=$ " 010 "; -- VR as ĀLU input
elsif(regrd = ' 1 ' and RS1_in $/=$ " 00000 " and EX_WB_RD_in $/=$ RS1_in and RDoswbtryout $/=$ RS1 in)
then $8=$
$8<=$ " 000 "; -- GPR as ALU input
lse
$8<=$
end if;
end process s8p;
-- FOR ALU MUX2
9p:process(regrd, trwx, trww, vrwx, vrww, rwx, rww, RS1_in, RS2_in, EX_WB_RD_in,
EX_WB_TRD_in, EX_WB_VRD_in, RDoswbtryout, TRDoswbtryout, VRDoswbtryout, TR_in, VR_in) is begin

## if((regrd = ' 1 ' and RS2_in /= "00000" and EX_WB_RD_in = RS2_in and rwx = ' 1 ') or (regrd = ' $'$ and

 TR_in $/=$ " 00000 " and EX_WB_TRD_in = TR_in and trwx = ' 1 ') or (regrd = ' 1 ' and VR_in $/=" 00000$ " and EX_WB_VRD_in = VR_in and vrwx = ' 1 ')) then$\mathrm{S} 9<=" 011$ "; -- ALU output as ALU input
elsif((regrd = ' 1 ' and RS2_in $/=$ "00000" and RDoswbtryout = RS2 in and rww = ' 1 ') or (regrd = ' 1 ' and TR_in $/=$ " 00000 " and TRDoswbtryout $=$ TR_in and trww = ' 1 ') or (regrd = ' 1 ' and VR_in $/=$ " 00000 " and $\mathrm{SRDoswbtryout} \mathrm{=} \mathrm{VR} \mathrm{\_in} \mathrm{and} \mathrm{vrww} \mathrm{=} \mathrm{'} 1$ '))
elsif(regrd $=$ ' 1 ' and TR_in $/=" 00000$ " and RS2_in = "00000" and trwx $={ }^{\prime} 0$ and trww $={ }^{\prime} 0$ ') then S $9<=$ "001"; -- TR as ĀLU input
elsif(regrd = ' 1 ' and VR_in $/=" 00000$ " and RS2 in = "00000" and vrwx $=$ ' 0 ' and vrww $=$ ' 0 ') then S9 <= "010"; -- VR as ĀLU input
elsif(regrd = ' 1 ' and RS2 in $/=$ "00000" and EX_WB_RD_in $/=$ RS2_in and RDoswbtryout $/=$ RS2_in) then
S9 <= " 000 "; -- GPR as ALU input
else
S9 < $=$
end if;
end process s9p;
-- For Shifter MUX
shp:process(regrd, trwx trww vrwx vrww, rwx rww, RS1 in RS2 in EX WB RD in, X WB TRD in, EX WB VRD in, RDoswbtryout, TRDoswbtryout, VRDoswbbtryout, curop in, revop in, $\mathrm{TR}^{-} \mathrm{in}, \mathrm{VR}^{-}$in) is
begin
f(prevop_in = "010101") then --LFPR (LFPR o/p in PKt proc unit will change, so giving from there itself ALU as passthru)
Sh <= "110"; -- PKTREG o/p as ALU inpu
elsif(curop_in = "001000") then-- MOVI
Sh <= "111"; -- sign ext
elsif((regrd = ' 1 ' and RS1_ in $/=$ " 00000 " and EX WB RD in = RS1 in and rwx = ' 1 ') or (regrd = ' 1 ' and R in $=" 00000$ " and Ex WB TRD in $=\mathrm{TR}$ in and trwx $=$ ' 1 ') or (regrd = ' 1 ' and VR in $/=$ " 00000 " and EX WB VRD in = VR in and vrwx $\left.={ }^{\prime} 1^{\prime}\right)$ ) then
Sh $<=\overline{0} 011 " ;-$ ALU output as ALU input
lsif(regrd = ' 1 ' and RS1_in $/=" 00000$ " and RDoswbtryout = RS1_in and rww = '1') or (regrd = ' 1 ' and TR in $/=" 00000$ " and TRDoswbtryout $=T R \_$in and trww $=11$ ') or (regrd = ' 1 ' and VR_in $/=" 00000$ " and VRDoswbtryout $=$ VR_in and vrww $=$ ' 1 ')) then
SSh <= "101"; -- 4th stage output as input
lsif(regrd = ' 1 ' and TR_in $/=" 00000$ " and RS1 in = "00000" and trwx = '0' and trww = ' 0 ') then
Sh <= "001"; -- TR as ALU input
elsif(regrd = ' 1 ' and VR_in $/=$ " 00000 " and RS1 in = "00000" and vrwx = '0' and vrww = ' 0 ') then SSh $<=$ " 010 "; -- VR as ALU input
= "00000" and EX_WB_RD_in /= RS1_in and RDoswbtryout /= RS1_in)
then
SSh $<$
SSh $<=$ " 000 "; -- GPR as ALU input
SSh $<=$ " 000 "; -- GPR as ALU input
end if;
end process sshp;
aluoutp:process(curop in) is
begin
. the shift operations
alush_out <= '1';
else

Salus
end process aluoutp;

- ESS MUX FOR TAGREG
emtp:process(regrd, trwx, trww, vrwx, vrww, rwx, rww, RS1_in, RS2_in, EX_WB_TRD_in,
TRDoswbtryout, curop_in, prevop_in, TR_in) is
begin
if(curop in $=$ "011110" or curop in $=$ "011111") then
f(prevop in ="010101") then --LEPR (LFPR o/p in PKt proc unit will change, so giving from there itself to ALU as passthru)
essmux_tag <= "11"; --PKTREG o/p as tag inpu
elsif(regrd $=1$ and TR in $/=" 00000$ " and EX_WB TRD in $=$ TR_in and trwx $=' 1$ ') then essmux_tag <= "01"; -- ALU output as ESS input
trww = '1') then
essmux_tag < = " 10 "; -- FST output as ESS input
elsif(regrd = ' 1 ' and TR in $/=$ "Out then

的 $<=$ " 00 "; -- TR as ESS input
else
essmux tag <= " 00 "; --normal TR as input
end if;
end process emtp;

## -- PKREG mux

P. process(regra, trwx trww, vrwx vrww, rwx, rww, RS . revop in, $\mathrm{TR}_{-}$in,, $\mathrm{VR}_{-}$in) is
egin
ALU as passthru)
kktmuxtopk <= "101"; --PKTREG o/p as pkt inp
sif((regrd = ' 1 ' and RS1 in $/=$ " 00000 " and EX WB RD in = RS1 in and rwx $=$ ' 1 ') or (regrd = ' 1 ' and
R_in $/=$ " 00000 " and EX_WB TRD in = TR in and trwx $=$ ' 1 ') or (regrd = ' 1 ' and VR_in $/=" 00000$ " and
EX_WB_VRD_in = VR_in and vrwx $=11$ ') then
elsif(regrd = ' 1 ' and RS1_in / = "00000" and EX_WB_RD_in /= RS1_in and RDoswbtryout = RS1_in and ww = ' 1 ') or (regrd = ' 1 ' and TR_in $/=$ " 00000 " and EX_WB_IRD_in $/=$ TR_in and TRDoswbtryout
TR in and trww = ' 1 ') or (regrd = ' 1 ' and VR_in $/=$ " 00000 " and EX_WB_VRD_in $/=$ VR_in and
RDoswbrryout $=V R$ in and vrww $=$ ' 1 ) ) then
pktmuxtopk $<==100 " ;$;- FST data as PKT input
elsif(regrd = ' 1 ' and TR_in $/=" 00000$ " and RS1_in = "00000" and trwx = '0' and trww = ' 0 ') then pktmuxtopk <= "001";--- TR as PKT input
lsif(regrd = ' 1 ' and VR_in $=$ = "00000" and RS1 in = "00000" and vrwx $=$ ' 0 ' and vrww $=$ ' 0 ') then ktmuxtopk $<=$ " 010 "; -- VR as PKT input
= "00000" and EX_WB_RD_in /= RS1_in and RDoswbtryout /= RS1_in) hen
else
end if
else
pktmuxtopk <= "111"; -- zero it out
end architecture fwd new beh;
--MUX used as mux after ALU/Shifter output
library IEEE;
use IEEE.std_logic_1164.all;
entity muxout is
port(aluout_in, shout_in: in std_logic_vector(63 downto 0); Sout: in std_logic;
alu sh_out: out std_logic_vector(63 downto 0))
end entity muxout;
architecture muxout_beh of muxout is
signal alush1: std_logic_vector( 63 downto 0 );
begin
process(Sout, aluout in, shout in, alush1) is
begin
case Sout is
when ' 0 ' $=>$ alush1 <= aluout in,
when $\mathrm{I}^{\prime} \Rightarrow>$ alush $1<=$ shout_in,
when other
lu sh out $<=$ alush
end process;
end process;
-MUX used as mux before ESS-TAG
library IEEE;
use IEEE.std_logic_1164.all;
entity muxtag is
ort(TR_in, ALU Sh out FST out, PR in: in std logic vector(63 downto 0 )
Stag: in std logic vector(2 downto 0);
tagmuxout: out std̄ logic vector( 63 downto 0 ));
end entity muxtag;
archit
rocess(Stag, TR_in, ALU_Sh_out, FST_out, PR_in) is
begin
case Stag is $\quad$ "
when " 100 " $\Rightarrow>$ taguxout $<=($ others $\Rightarrow$ ' 0 '
when " 101 " $\Rightarrow>$ tagmuxout $<=\left(\text { others }=>{ }^{\prime}\right)^{\prime}$;);
when " 110 " $\Rightarrow>$ tagmuxout $<=($ others $\Rightarrow>$
when " $111 " \Rightarrow$ tagmuxout $<=\left(\right.$ others $=>0^{\prime}$ );
when "111" $\Rightarrow>$ tagmuxout $<=$ others
when " 000 " $\Rightarrow>$ tagmuxout $<=$ TR_in;
when "001" $\Rightarrow$ > tagmuxout $<=$ ALU_Sh_out; when " 010 " $\Rightarrow>$ tagmuxout $<=$ FST_ou when "011" $\Rightarrow>$ tagmuxout $<=$ PR_in;
when others $\Rightarrow>$ null;
end case;
end process
end architecture muxtag_beh;
--MUX used as mux before PKT
library IEEE;
use IEEE.std_logic_1164.all;
entity muxpkt is
port(GPR_in, TR_in, VR in, ALU Sh out, FST_out, PR_in: in std_logic_vector(63 downto 0);
Spkt: in std_logic_vector(2 downto 0 );
pktmuxout: out std__logic_vector(63 downto 0));
end entity muxpkt;
architecture muxpkt_beh of muxpkt is
signal pktmuxoutl: std_logic_vector( 63 downto 0 )
begin
process(Spkt, GPR in, TR in, VR in, ALU_Sh_out, FST_out, PR_in, pktmuxout1) is
begin
ase Spkt is
hen " 111 " $=>$ pktmuxout $1<=($ others $=>~ ' 0$ '),
when " 000 " $=>$ pktmuxout $1<=$ GPR_in,
when "001" $=>$ pktmuxoutl $<=$ TR_in;
when " 010 " $\Rightarrow>$ pktmuxout $1<=$ VR_in
when " 110 " $\Rightarrow$ p pktmuxout1 <= pktmuxoutl;
when " 011 " $\Rightarrow$ pktmuxout1 $<=$ ALU_Sh_out;
hen "101" $=$ > pktmuxoutl <= PR_in;
when others $\Rightarrow$ pktmuxout $1<=$ pktmuxout 1
end case;
pktmuxout <= pktmuxout 1;
end process;
end architecture muxpkt_beh;
-- PKT PROCESSING TOP MODULE
library IEEE;
use IEEE.std logic 1164.all
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
entity pktproc is
generic(M: positive := 32
c. positive := $=64$ ), EOP in p . outinst p, OPRAMready, lfpr_p, stpr p: in std_logic;
port(clk, ininst $\mathrm{p}, \mathrm{IDV}$, EOP_- in_p, our $\mathrm{M}-1$ downto 0 )
inp fm ram: in std logic_vector
inp_fm_ram: in std logic_vector(M-1 downto 0);
inp_fm_mux. ing: in std logic vector( 7 downto 0 );
crechkok: out std_logic;
Ifstoff: in std_logic_vector(6 downto 0),
Idopram, EOP out, PRready, ACK_in, locz: out std_logic
foutp: out std_logic_vector(M-1 downto 0);
out_to_regs: out std_logic_vector(N-1 downto 0);
out_to_ram, pktout: out std_logic_vector(M-1 downto 0 ) end entity pktproc;

```
chitecture pktproc beh of pktproc is
Main PKt PROC
port(off addr: in std logic vector( 6 downto 0 )
din: in std_logic_vector(31 downto 0),
out: out std_logic_vector(31 downto 0)
clk: in std_logic;
wepr: in std logic),
nd component pktram;
PKT CTRLR
port(clk, ininst, IDV, EOP_in, outinst, OPRAMready, zsig, lfpr, stpr: in std_logic;
weipr, ldfreg, incr_ag, clrag, ldopram, ldlenreg, EOP_out, subo, lfclk, lsclk, sfclk, ssclk, ackin, ldf_FR,
D_CRCreg, cre_Z, outcre, clrcre: out std_logic);
end component pktctrl;
- ADDR GEN
component addgen is
port(clk, clr, incag: in std_logic;
ada out std logic vector( 6 downo 0
vector(6 downto 0));
end component
- - FIRST REG
component freg is
port(ldfreg, clk: in std logic;
addr: in std _logic_vector( 6 downto 0);
inp: in std logic_vector(31 downto 0);
outp: out std logic vector(31 downto 0));
end component fre,
-- Length Reg
- Length Reg
component lenreg 0 is
generic(al: positive \(:=16\) );
port(leninp 1 : in std_logic_vector(al-1 downto 0 )
clk, ldlenreg, subsig: in std_logic
lenoutp: out std_logic_vector(al-1 downto 0))
end component lenreg0;
-- Offset Length Equality
component offleneq is
port(lenin: in std_logic_vector(al-1 downto 0);
zo: out std_logic);
end component offleneq;
-- LA sigs
component la is
port(ai1, ai2, ai3: in std_logic_vector(6 downto 0);
1 s : in std_logic_vector ( 1 downto 0 )
ao: out std logic vector(6 downto 0));
end component la;
component lsel is
port(ss: in std_logic,
flensig, slensig: in std_logic_vector( 15 downto 0);
selout: out std_logic_vector(15 downto 0));
end component lsel
--LFPR CKT
component lfprekt is
port(lfc, Isc: in std_logic
```

inp32: in std logic vector(31 downto 0); -- for LFPR offsi: in std_logic_vector(6 downto 0);
offso: out std_logic_vector( 6 downto 0);
end component lfiprckt;
-- STPR CKT
component stprckt is
port(sfc, ssc: in std_logic
np64: in std_logic_vector(63 downto 0); -- for STPR
ffi: in std_logic vector( 6 downto 0 );
outp32: out std _logic_vector(31 downto 0 ))
outp32: out stprogi;
-- STPR SEL
component ssel is
port(inp1, inp2, fos, outinp: in std_logic_vector(31 downto 0);
fin: in std_logic_vector $(7$ downto 0 ),
sts, ldfmfr, oc: in std_logic;
inpo: out std logic vector (31 downto 0 ) :
nd component sse
omponent crcmod is
port(ldcr, crez: in std_logic
fmpkt: in std_logic_vector(31 downto 0);
crcinfmpkt, crcin: in std_logic_vector(31 downto 0);
crecalc_out: out std_logic_vector(31 downto 0);
crechkok: out std_logic)
end component cro

- Component crcst
port(clk : in std_logic
crc_calc_in : in std_logic_vector(31 downto 0);
crc_calc_out : out std_logic_vector(31 downto 0));
end component crcst;
-- OPRAM DATA OUT
component crcout_ ram
port(epout: in std_logic
_cin, outrant in std_logic vector(31 downto 0 )
end component crcout_ram;
-- Activating Inst
-- Activating tstint
port(in_inst, clk: in std_logic,
ininstout: out std_logic);
end component tstin;
. forss, EOP outsig Iffsig, 1dcrsig, crczero, ocsig, clrcrcsig: std_logic; sforss, EOP_outsig, Ifsig, ldcrsig, crcnto 0
signal add off, outagsig, offsig, offsig1: std logic vector(6 downto 0)
signal add_off, outagsig, ouftsig: std_logic_vector( 15 downto 0 );
signal lenghsig, lengthoutprig. sdi_toram: std_logic_vector(M-1 downto 0 )
signal foutpsig, outram, toram, dintoral signal calccrcin, crcintomod: std_logic_vector(M-1 downto 0); signal ininst_s, outinst_s, 1fpr_s, stpr_s, EOP_in_s: std_logic;
begin
foutp $<=$ foutpsig;
out to_ram < = outram;
EOP_out $<=$ EOP_outsig
PRready $<=$ EOP outsig
$\operatorname{locz}<=$ not(foutpsig(0) or foutpsig(1) or foutpsig(2));
lforls $<=1$ fsig or lssig;
sforss $<=$ sfsig or sssig;
1fssfs <= lforls \& sforss;
-- Activating instructions
INcomp: tstin port map(in inst=>ininst p, clk=>clk, ininstout=>ininst s);
OUTcomp: tstin port map(in_inst $=>$ outinst_p, clk $=>$ clk, ininstout $=>$ outinst_s),
LFPRcompl: tstin port map (in_ inst $=>1 \mathrm{fpr} \_\mathrm{p}, \mathrm{clk}=>\mathrm{clk}$, ininstout $=>1 \mathrm{fpr} \mathrm{s}$ );
STPRcompl: stin port map(in_inst $=>$ stpr_p, clk $>$ clk, ininstout $=>$ stpr s );
EOPcomp: tstin port map(in_inst $=>$ EOP_in_p, clk $=>$ clk, ininstout $=>$ EOP_in_s $)$;
-PKT PROC COMPONENTS
adgencor addgen port map (clk $=>$ clk, clr $=>$ clrsig, inca $9=>$ incagsig, inad $a g=>$ add off,
outad ag $=>$ outagsig)
pktramcomp: pktram port map(off addr=>add_off, din=>dintoram, dout=>outram, clk=>clk, wepr $=>$ weprsig);
pktctrlcomp: pktctrl port map(clk=>clk, ininst=>ininst_s, IDV $=>$ IDV, EOP_in=>EOP_in_s,
outinst $=>$ outinst_s, OPRAMready $=>$ OPRAMready, zsig $=>$ zsigl, lfpr $=>1$ lpr_s s , stpr $=>$ stpr_
weipr $=>$ weprsig, , ldfreg $\Rightarrow>1$ dfregsig, incr_ag $\Rightarrow>$ incagsig, clrag $\Rightarrow>$ clrsig, , dopram $=>1$ dopram,
 sclk $=>$ sssig, ackin=>ACK in, ldf $\mathrm{FR}=>$ lffsig, LD CRCreg $=>1$ dersig, crc_ $\mathrm{Z}=>$ open, outcrc=>ocsig, clrcrc=>clrcrcsig);
fregcomp: freg port map(ldfreg $\Rightarrow>1$ ldregsig, clk=>clk, addr=>outagsig, inp=>dintoram, outp=>foutpsig);
lengthreg: lenreg 0 port map(leninp $1=>$ lengthoutpsig, clk $=>$ clk, 1 dlenreg $=>1$ ldenrsig, subsig $=>$ subsig, lenoutp $=>$ lengthsig);
ffleneqcalc: offleneq port map(lenin $=>$ lengthsig, $\mathrm{zo}=>$ zsig1);
Iselcomp: Isel port map(ss=>subsig, flensig $=>$ foutpsig(31 downto 16 ), slensig=>lengthsig, selout=>lengthoutpsig);

|fprcomp: 1fprckt port map(lfc=>1fsig, 1sc=>1ssig, inp32=>outram, offsi=>1fstoff, offso=>offsig outp64=>out_to_regs);
strcomp: stprekt port map(sfc=>sfsig, ssc=>sssig, inp64=>inn fm_mux, offi=>lfstoff, offo=>offsig1, outp $32=>$ toram );
strselcomp: ssel port map(inpl $=>$ inp fm ram, inp2 $=>$ toram, fos=>foutpsig, outinp=>outram, fin $=>$ flaginp, sts $=>$ sforss, $1 \mathrm{ldfmfr}=>$ lffsig, oc $=>$ ocsig, inpo $=>$ dintoram );

CRCmodcomp: crcmod port map(ldcr $=>$ ldcrsig, crcz $=>$ clrcrcsig, infmpkt $=>$ dintoram,
crcinfmpkt=>dintoram, crcin=>crcintomod, crccalc_out=>calccrcin, crcchkok=>crcchkok), RCstorecomp: crest port map(clk=>clk, crc_calc__ Csort map(epout=>EOP mutramin=>outram, outramout $=>$ pktout)
end architecture pktproc beh

## --For PKT RAM

-Using RAM128X1 for 128X32 RAM
library IEEE;
use IEEE.std_logic_1164.all
use IEEE.std_logic_arith.all
use IEEE.std_logic_unsigned.all;
entity pktram is
port(off_addr: in std_logic_vector( 6 downto 0);
din: in std_logic_vector(31 downto 0);
dout: out std_logic_vector(31 downto 0);
clk: in std_logic;
wepr: in stt_log
architecture pktram_beh of pktram is
component ram_128x1s is
port(clk, we: in std logic
addr: in std_logic_vector( 6 downto 0);
data_in: in std_logic;
component ram 128x1
begin
R1281: ram $128 \times 1$ s port map(clk $=>$ clk, we $=>$ wepr, addr $=>$ off addr, data in $=>\operatorname{din}(0)$, data_out $=>$ dout $(0))$ R1282. $\mathrm{ram}-128 \times 1 \mathrm{~s}$ ort map(clk $=>$ clk, we $=>$ wepr, add $\Rightarrow>$ off addr, data in $=>\operatorname{din}(1)$, data out $=>\operatorname{dout}(1)$ ) R1282: ram_128x1s port map(clk $=>$ clk, we $>$ wepr, addr $>$ offaddr, data
 R1284: ram_128x1s port map(clk $128 \times 1 \mathrm{l}$ port map (clk $=>$ clk, we $=>$ wepr, addr $=>$ off_addr, data_in $=>$ din(4), data_out $=>$ dout(4)) R1286: ram_128x1s port map(clk $=>$ clk, we $=>$ wepr, addr $=>$ off_addr, data_in $=>$ din(5), data_out=>dout(5)
 R1288: ram_128x1s port map (clk $=>$ clk, we $=>$ wepr, addr $\rightarrow$ off addr, data_in $=>$ din(7), data_ out $=>$ dout $(77)$ ) R1289: ram_128x1s port map (clk $=>$ clk, we= $>$ wepr, addr $>$ offadadr, data_
R12810: ram_128x1
data_out=>dout(9)); $\quad$ R12 $811 \cdot$ ram $128 \times 1$ s port map(clk=>clk, we=>wepr, addr=>off_addr, data_in=>din(10), data out=>dout(10));
R12812: ram 128x1s port map(clk=>clk, we=>wepr, addr=>off_addr, data_in=>din(11), data_out=>dout(11));
map(clk $=>$ clk, we $=>$ wepr, addr=>off_addr, data in $=>\operatorname{din}(12)$, data out $=>$ dout(12));
R12 $2 \overline{1} 14$ : ram_128x1s port map(clk $=>$ clk, we $=>$ wepr, addr $=>$ off addr, data in $=>\operatorname{din}(13)$, data out $=>$ dout(13));
R12815: ram 128x1s port map(clk $=>$ clk, we $=>$ wepr, addr $=>$ off_addr, data_in $=>\operatorname{din}(14)$, data_out $=>$ dout(14));
2016: ram_128x1s port map(clk $=>$ clk, we $=>$ wepr, addr=>off_addr, data_in=>din(15), data_out $=>$ dout(15));
R12817: ram 128x1s port map(clk $=>$ clk, we $=>$ wepr, addr $=>$ off_addr, data_in $=>$ din(16), data_out=>dout(16));
R12818: ram 128x1s port map(clk=>clk, we=>wepr, addr=>off_addr, data_in=>din(17), data_out=>dout(17));
R12 $\overline{8} 19$ : ram_128x 1s port map(clk $\Rightarrow>$ clk, we $=>$ wepr, addr $=>$ off addr, data_in $=>\operatorname{din}(18)$, data_out=>dout(18));

R12820: ram_128x1s port map(clk=>clk, we=>wepr, addr=>off_addr, data in=>din(19), data out=>dout(19));
R12821: ram_128x1s port map(clk $=>$ clk, we $\Rightarrow>$ wepr, addr $=>$ off_addr, data_in $=>\operatorname{din}(20)$, data_out $>$ dout(20));
R12 $\overline{2} 22$ : ram_128x1s port map(clk=>clk, we $=>$ wepr, addr=>off_addr, data_in=>din(21), data out $=>$ dout $(21)$ );
R12823: ram_128x1s port map(clk=>clk, we=>wepr, addr=>off_addr, data_in=>din(22), R12824: ram $128 \times 1 \mathrm{~s}$ port map(clk $=>$ clk, we $=>$ wepr, addr $=>$ off addr, data in $=>\operatorname{din}(23)$ data out $=>$ dout(23));
R12825: ram_128x1s port map(clk $=>$ clk, we $=>$ wepr, addr $=>$ off_addr, data_in=>din(24), data out $\gg$ dout(24));
R12826: ram_128x1s port map(clk=>clk, we=>wepr, addr=>off_ addr, data in $=>\operatorname{din}(25)$, data out $=>$ dout(25));
R12827: ram_128x1s port map(clk $=>$ clk, we $=>$ wepr, addr=>off_addr, data_in $=>\operatorname{din}(26)$, R12828: ram 128x1s

R12829: ram_128x1s port map(clk=>clk, we=>wepr, addr=>off_addr, data in $=>$ din(28), data out $=>$ dout(28));
R12830: ram_128x1s port map(clk=>clk, we=>wepr, addr=>off_addr, data_in=>din(29), data out=>dout(29));
R12831: ram_128x1s port map(clk=>clk, we=>wepr, addr=>off_addr, data_in $=>\operatorname{din}(30)$, data out $=>$ dout(30));
R12832: ram_128x1s port map(clk=>clk, we=>wepr, addr=>off_ addr, data_in=>din(31), end architecture pktram_beh;
--For PKT RAM -RAM128X1
library IEEE;
use IEEE.std_logic_1164.all;
entity ram $128 \times 1$ s is
port(clk, we: in std logic;
addr: in std_logic_vecto
data in: in std logic;
data_out: out std_logic)
end entity ram_128x1s,
architecture behvram of ram_ $128 \times 1 \mathrm{~s}$ is
component RAM128×1S is
port(WE, D, WCLK, A0, A1, A2, A3, A4, A5, A6: in std logic;
O: out std_logic);
end component RAM128×1S
begin
R1281: RAM128x1S port map(WE=>we, $\mathrm{D}=>$ data in, WCLK $=>\mathrm{clk}, \mathrm{A} 0=>\operatorname{addr}(0)$, $\mathrm{Al}=>\operatorname{addr}(1)$
$\mathrm{A} 2=>\operatorname{addr}(2), \mathrm{A} 3=>\operatorname{addr}(3), \mathrm{A} 4 \Rightarrow>\operatorname{addr}(4), \mathrm{A} 5=>\operatorname{addr}(5), \mathrm{A} 6=>\operatorname{addr}(6), \mathrm{O} \Rightarrow>$ data_out); end architecture behvram;
-- PKT Controller
library IEEE;
use IEEE.std_logic_1164.all;
architecture pktctrl_beh of pktctrl is
component FD is
port(D, C: in std_logic.
Q: out std_logic
component FD_1 is
port(D, C: in std_logic
Q: out std_logic);
Q. out sonent FD
signal idv_bar, eopi_ bar, oprbar, zbar: std_logic;
nal pd0, pd1 pd2, pd3, pd4 pd5, pd6 pd7, pd8, pd9, pd10, pd11, pd12, pd13: std_logic; ignal pt0, pt1, pt2, pt3, pt4, pt5, pt6, pt7, pt8, pt9, pt10, pt11, pt12, pt13: std_logic;
begin
idv_ bar <= not(IDV);
i_bar <= not(EOP_in)
oprbar $<=$ not(OPRAMready)
bar <= not(zsig);
dff p0: FD port map( $\mathrm{D}=>\mathrm{pd} 0, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{pt} 0)$ dff p1: FD port $\operatorname{map}(\mathrm{D}=>\mathrm{pd1}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{pt1})$; dff p 1: FD port map $(\mathrm{D}=>$ pdd, $\mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{ptt})$;
dff p2: FD port map $(\mathrm{D}=>\mathrm{pd} 2, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{pt} 2$; dff p3: FD port map(D=>pd3, C=>clk, Q=>pt3); dff p4: FD port map( $\mathrm{D}=>\mathrm{pd} 4, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>$ pt4); dff p5: FD port map(D $=>$ pd5 $, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>$ pt5 5 ) dff p6: FD port map( $\mathrm{D}=>$ pd6, $\mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{pt6}$ ) dff p 7 : FD port map $(\mathrm{D}=>\mathrm{pd7} 7, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{pt7})$; dff $\mathrm{p} 8:$ FD port $\operatorname{map}(\mathrm{D}=>$ pd8, $\mathrm{C}=>$ clk, $\mathrm{Q}=>$ pt8); dff p10: FD port map( $\mathrm{D}=>\mathrm{pd} 10, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>$ pt10); dff p11: FD_1 port map(D=>pd11, C=>clk, Q=>pt11) dff_p12: FD-port map(D=>pd12, C=>clk, $\mathrm{Q}=>$ pt12), dff_pl3: $\mathrm{FD} \_1$ port $\operatorname{map}(\mathrm{D}=>\mathrm{pd} 13, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{pt13})$
--next state equation
pd0 $0=($ ininst or (idv bar and pt0))
pdl $<=($ (IDV and pto 0 ) or (eopi bar and pt2) );
pd2 $<=$ pt1;
pd3 < = EOP_in and pt2;
pd4 <= pt3;
pd $5<=($ outinst or (oprbar and pt5)
pab $<=$ (OPRAMready and pt5),
pd $<=($ pt 6 or (zbar and pt8) );
$\mathrm{pd} 8<=\mathrm{pt} 7$
pd $9<=$
pd $9<=$ zsig and pt 8
pd10<=1fpr;
pd11 $<=$ pt10;
$\mathrm{pd12}<=\mathrm{stpr} ;$
--output equations
weipr $<=$ pt1 or pt12 or stpr or pt13 or pt6;
incr_ag <= ptl or pt7;
ldfreg <= pt1;
clrag $<=\mathrm{pt} 9$ or pt 6 or pt4
LD CRCreg $<=\mathrm{pt} 0$ or pt 2 or pt 3 or pt 4 or pt 5 or pt 8 or pt ;
1dopram $<=\mathrm{pt} 7$ or pt 9
ldlenreg $<=$ pt 6
subo $<=$ pt $7 ;$
EOP out $<=\mathrm{pt} 9$;
lfclk <= pt10;
1sclk <= pt11;
sfclk $<=\mathrm{pt12} ;$
ssclk $<=\mathrm{pt13}$
ssclk <= pt13;
ackin $<=$ ptl; $;$
ldf FR $<=$ pt6;
crc $\mathrm{Z}<=\mathrm{pt6}$;
$\begin{aligned} \text { crc_ } \mathrm{Z} & <=\mathrm{pt6} \text {; } \\ \text { clrcre } & \text { < }=\text { pt6; }\end{aligned}$
outcrc $<=$ pt6 or pt7 or pt8;
end architecture pktctrl_beh;
-- Address Generator for pktram
library IEEE;
use IEEE.std_logic_1164.all;
se IEEE.std_logic_arith.all;
entity addgen is
port(clk, clr, incag: in std_logic;
inad ag: in std_logic_vector( 6 downto 0 ); outad ag: out std logic vector( 6 downto 0$)$ ); outad_ag: out std
end entity addgen;
rchitecture addgen beh of addgen is signal ciag std logic vector(1 downto 0 ) signal outad_ags: std_logic_vector( 6 downto 0 ); begin
ciag <= clr \& incag;
process(clk, ciag, inad_ag, outad ags) is begin
if (rising edge(clk)) then
case ciag is
when 10 " $>$ outad ags $<=\left(\right.$ others $\Rightarrow>^{\prime}{ }^{\prime}$ );
when " 11 " $\Rightarrow>$ outad ags $<=$ (others $=>$ ' 0 );
when " 01 " $=>$ outad_ags $<=$ inad_ag +1 ;
when others $\Rightarrow>$ null;
end case;
end if;
end architecture addgen_beh;
-- For Firstregister
library IEEE;
use IEEE.std logic 1164.all
use IFEE std logic arith all; use IEEE.std ${ }^{-}$logic unsigned.all,
port(ldfreg, clk: in std_logic,
addr: in std_logic_vector( 6 downto 0 ),
inp: in std_logic_vector(31 downto 0)
outp: out std logic vector(31 downto 0) end entity freg;
archit
begin
egin
f(rising_edge(clk)) the
f(ldfreg = ' 1 ') then
$f($ addr $=$ " 0000000 ") then
utp $<=$ inp;
nd if
end if;
end process;
end architecture freg_beh;

- Length Reg
library IEEE;
use IEEE.std logic 1164.all;
use IEEE std logic arith.all;
use IEEE.std logic unsigned.all;
entity lenreg0 is
generic(al. positive :- 16 ), --1
port(leninpl: in std_logic_ vector(ai
clk, Idenreg, subsig: in std_logic; lenoutp: out std
architecture lenreg 0 beh of lenreg 0 is
begin
begin
if(rising_edge(clk)) the
if(ldlenreg $=11$ ') then
lenoutp < = leninp 1;
elsif(subsig $=$ ' 1 ') then
lenoutp $<=$ leninp $1-1$;
end if;
end if;
end if;
end process;
end architecture lenreg0_beh;
-- Equality check unit
library IEEE;
use IEEE.std logic 1164.all
use IEEE.std_logic_1164.al
use IEEE.std_logic arith.all;
entity offleneq is
generic(al: positive := 16); --4
port(lenin: in std_logic_vector(al-1 downto 0); zo: out std_logic); end entity offleneq;
architecture offleneq beh of offleneq is signal leninsig: std_logic_vector(al-1 downto 0 ); begin
rocess(lenin, leninsig) is
egin
ole_or := '0
for in al-1 downto 0 loop ole or := ole or or lenin(i);
end loop;
zo <= not (ole_or)
end architecture offleneq beh,
-- For len and add signal
library IEEE;
se IEEE std logic 1164 all.
use IEEE.std_ogic_-_164.all
use IEEE.std logic unsigned.all;
ortail, ai2, ais: in std_logic_vector( 6 downto 0
ls: in std_logic_vector(1 downto 0);
ao: out std logic vector( 6 downto 0$)$ ); end entity la;
architecture la_beh of la is
begin
process(ls, ai1, ai2, ai3) is
begin
case 1 is when " $=$
ao $<=$ ai2; -- LFPR Offset
when "01" =>
ao <= ai3; -- STPR Offset
when "00" $=>$
ao $<=$ ail; ;- PKRAM address
when " 11 " $\Rightarrow>$
when " 11 " $=>$
ao $<=\left(\right.$ others $\Rightarrow>{ }^{\prime}{ }^{\prime}$ );
when others $\Rightarrow>$
ao $<=$ (others $=>{ }^{\prime} 0$ ');
encase,
end architecture la beh;
-- MUX for length sel
library IEEE;
use IEEE.std_logic_1164.al
se IEEE.std logic arith.all
use IEEE.std logic unsigned.all;
entity lsel is
port(ss: in std_logic;
flensig, slensig: in std_logic_vector( 15 downto 0 ) Iselout: out std_logic_vector(15 downto 0));
end entity lsel;
rchitecture lsel beh of 1 sel is
begin
process(ss, flensig, slensig) is
begin
when ' 0 ' $\Rightarrow>$ lselout $<=$ flensig;
when ' 1 ' $\Rightarrow>$ lselout $<=$ slensig;
when others $\Rightarrow>$ lselout $<=\left(\right.$ others $\left.\Rightarrow{ }^{\prime} 0^{\prime}\right)$; end case;
end process;
-- FOR LFPR CKT
library IEEE;
use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all;
entity lfprckt is
port(lfc, lsc: in std_logic;
offsi: in std logic vector(6 downto 0);

outp64: out std_logic_vector(63 downto 0)); end entity lfprckt;
architecture lfprekt_beh of lfprckt is ignal sig64: std logic_vector(63 downto 0) gnal lfsc: std logic vector $(1$ downto 0$)$ signal offs: std logic_vector( 6 downto 0 )
when ( 10 downto 0 ) $<=$ inp32;
sig64
sig64( 63 downto 32 ) $<=\operatorname{sig} 64$ ( 63 downto 32 )
sigfs
ofs offsi;
when "01" $=>$
sig64(63 downto 32 ) $<=$ inp 32 .
$\operatorname{sig64(31}$ downto 0 ) $<=\operatorname{sig} 64(31$ downto 0 ); offs $<=$ offsi +1 ;
when "00" $=>$
sig64 $<=$ sig64;
sig64 $<=$ sig
offs $<=$ offs;
when " 11 " $=>$
sig64<=sig64;
offs $<=$ offs;
sig64 <= sig64
ig64 $<=$ sig64,
$\mathrm{ffs}<=$ (others $=>~$
end case;
offso < = offs;
utp64<= sig
end architecture lfprckt beh;
-FOR STPR CKT
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all
entity stprckt is
port(sfc, ssc: in std_logic; $\quad$ ( 63 downto 0); -- for STPR
inp64: in std logic_vector( 63 dow 0 );
offi: in std_logic_ vector(6 down out std_logic_vector(6 downto 0);
ofro: out std_1ogic_vector(6 dor(31 downto 0)); end entity stprekt
architecture stprekt_beh of stprckt is
signal sfsc: std logic vector( 1 downto 0) signal ofs: std logic_ vector( 6 downto 0 );
begin
sfsc <= sfc \& ssc;
rocess(sfsc, inp64, offi, ofs) is
begin


## case sfsc is

outp32 $<=$ inp64( 31 downto 0 )
ofs $<=$ offi;
when "01" =>
outp32 $<=$ inp64(63 downto 32 );
ofs $<=$ offi +1 ;
when " 00 " =>
outp $32<=$ (others $=>{ }^{\prime} 0^{\prime}$ );
ofs $<=$ ofs;
when " 11 " =>
outp32 $<=$ (others $=>{ }^{\prime} 0^{\prime}$ );
ofs $<=$ ofs;
when others =>
outp $32<=($ others $=>~ ' ~ 0 ') ~: ~$
ofs $<=$ (others $=>$ ' 0 ');
offo <= ofs;
end process;
end architecture stprckt_beh;
-- For STPR SEL
library IEEE;
se IEEE.std logic 1164.all;
se IEEE.std logic arith.all
use IEEE.std_logic_unsigned.all

## entity ssel is

ott inp1, inp2, fos, outinp: in std logic vector(31 downto 0);
fin: in std_logic_vector(7 downto 0);
sts, 1 dfmfr , oc: in std logic.
inpo: out std logic vector(31 downto 0 ));
end entity ssel;
rchitecture ssel_ beh of ssel is
ignal slo: std_logic_vector(2 downto 0)
begin
lo <= sts \& ldfmfr \& oc;
rocess(slo, inp1, inp2, fos, fin, outinp) is
begin
case slo is
when " 100 " $=>$
npo <= inp2; -- LFPR, STPR Offset
when "000" $\Rightarrow$
npo <= inp1; -- PKRAM address
when "011" =>
inpo $<=$ fos( 31 downto 8$) \&$ fin;
when " 010 " $=>$
inpo $<=$ fos(31 downto 8$) \&$ fin
when "001" =>
inpo <= outinp
inpo $<=$ (others $=>{ }^{\prime} 0^{\prime}$ );
end case;
end proces
end architecture ssel_beh;
-. CRC MODULE
library IEEE;
use IEEE.std_logic_1164.all;
entity cremod is
port(lder, crcz: in std_logic;
infmpkt: in std_logic_vector(31 downto 0 )
crcinfmpkt, crcin: in std_logic_vector( 31 downto 0 )
crecalc_out: out std_logic_vector(31 downto 0 );
rrchkok: out std _logic);
end entity cromod;
architecture crcmod beh of cremod is
-- components for CRC-32 calculation
component crc 32 w 16 is
port ( crcin: in sta_logic_ector( 31 downto 0 )
Data in: in std logic_vector(31 downto 0);
CRCout: out std $\quad$ logic vector(31 downto 0 ) ;
d component crc 32 w 16
omponent compcrc is
ort(calccre, crcin: in std logic vector(31 downto 0);
crcchkout: out std_logic);
end component compcre

## component crcout is

port(lder, crez: in std_logic;
crocoutin, cin2: in std_logic vector( 31 downto 0 );
creoutout: out std logic vector(31 downto 0));
end component crcout;
signal
crccalc_out <= crcc_out;
RCoutcomp: croout port map(ldcr $=>$ dcr, crcz $=>$ crcz, crcoutin $=>$ CRCsignal, cin2 $=>$ crcin crcoutout=>crcc_out);
 RCcmp: compcre port map(calccrc=>crcin, crcin=>crcinfmpkt, crcchkout=>crcchkok);
end architecture cremod beh;
-- CRCtop
library IEEE;
use IEEE.std_logic_1164.all;
end entity cre32w16;
architecture crc32w16_beh of crc32w16 is
component nextCRC32_D32 is
port( Data: in std_logic_vector(31 downto 0);
NewCRC: out std logic vector(31 downto 0)); end component nextCRC32 D32 begin
crc32comp: nextCRC32_D32 port map(Data $=>$ Data_in(31 downto 0 ), , CRC $=>$ crcin, , .wCRC $=>$ CRCout) end architecture crc32w16_beh;
-- CRC-32 for 32-input width
library IEEE;
use IEEE.std_logic_1164.all;
entity nextCRC32_D32 is
port ( Data: in std_logic_vector(31 downto 0)
CRC: in std_logic vector( 31 downto 0 );
NewCRC: out std_logic vector(31 downto 0));
nenty nextCRC32 D32
chitecture crc beh of nextCRC32 D32 is gnal D: std logic vector(31 downto 0); signal C: std logic_vector(31 downto 0) begin
process(Data, CRC, D, C) is
begin
D $<=$ Data;
NewCRC $(0)<=\mathrm{D}(31)$ xor $\mathrm{D}(30)$ xor $\mathrm{D}(29)$ xor $\mathrm{D}(28)$ xor $\mathrm{D}(26)$ xor $\mathrm{D}(25)$ xor D(24) xor $\mathrm{D}(16)$ xor $\mathrm{D}(12)$ xor $\mathrm{D}(10)$ xor $\mathrm{D}(9)$ xor $\mathrm{D}(6)$ xor $\mathrm{D}(0)$ xor $\mathrm{C}(0)$ xor $\mathrm{C}(6)$ xor $\mathrm{C}(9)$ xor $\mathrm{C}(10)$ xor $\mathrm{C}(12)$ xor
$\mathrm{C}(16)$ xor $\mathrm{C}(24)$ xor $\mathrm{C}(25)$ xor $\mathrm{C}(26)$ xor $\mathrm{C}(28)$ xor $\mathrm{C}(29)$ xor $\mathrm{C}(30)$ xor $\mathrm{C}(31)$;
ewCRC(1) $<=\mathrm{D}(28)$ xor $\mathrm{D}(27)$ xor $\mathrm{D}(24)$ xor $\mathrm{D}(17)$ xor $\mathrm{D}(16)$ xor $\mathrm{D}(13)$ xor
$D(12)$ xor $D(11)$ xor $D(9)$ xor $D(7)$ xor $D(6)$ xor $D(1)$ xor
$\mathrm{D}(0)$ xor $\mathrm{C}(0)$ xor $\mathrm{C}(1)$ xor $\mathrm{C}(6)$ xor $\mathrm{C}(7)$ xor $\mathrm{C}(9)$ xor
$C(11) \mathrm{C}$
$\mathrm{C}(12)$ xor $\mathrm{C}(13)$ xor $\mathrm{C}(16)$ xor $\mathrm{C}(17)$ xor $\mathrm{C}(24)$ xo C(27) xor C(28);
NewCRC(2) $<=\mathrm{D}(31)$ xor $\mathrm{D}(30)$ xor $\mathrm{D}(26)$ xor $\mathrm{D}(24)$ xor $\mathrm{D}(18)$ xor $\mathrm{D}(17)$ xor $D(16)$ xor $D(14)$ xor $D(13)$ xor $D(9)$ xor $D(8)$ xor $D(7)$ xor
$D(6)$ xor $D(2)$ xor $D(1)$ xor $D(0)$ xor $C(0)$ xor $C(1)$ xor
$\mathrm{C}(2)$ xor $\mathrm{C}(6)$ xor $\mathrm{C}(7)$ xor $\mathrm{C}(8)$ xor $\mathrm{C}(9)$ xor $\mathrm{C}(13)$ xor
(17) xor C(18) xor C(24) xor C(26) xor $\mathrm{C}(30)$ xor $\mathrm{C}(31)$;
NewCRC(3) $<=\mathrm{D}(31)$ xor $\mathrm{D}(27)$ xor $\mathrm{D}(25)$ xor $\mathrm{D}(19)$ xor $\mathrm{D}(18)$ xor $\mathrm{D}(17)$ xor (15) xor $D(14)$ xor $D(10)$ xor $D(9)$ xor $D(8)$ xor $D(7)$ xor
$\mathrm{D}(3)$ xor $\mathrm{D}(2)$ xor $\mathrm{D}(1)$ xor $\mathrm{C}(1)$ xor $\mathrm{C}(2)$ xor $\mathrm{C}(3)$ xor
$\mathrm{C}(7)$ xor $\mathrm{C}(8)$ xor $\mathrm{C}(9)$ xor $\mathrm{C}(10)$ xor $\mathrm{C}(144$ xor $\mathrm{C}(15)$ xor
NewCRC(4) $<=\mathrm{D}(31)$ xor $\mathrm{D}(30)$ xor $\mathrm{D}(29)$ xor $\mathrm{D}(25)$ xor $\mathrm{D}(24)$ xor $\mathrm{D}(20)$ xor $\mathrm{D}(19)$ xor $\mathrm{D}(18)$ xor $\mathrm{D}(15)$ xor $\mathrm{D}(12)$ xor $\mathrm{D}(11)$ xor $\mathrm{D}(8)$ xor
$D(6)$ xor $D(4)$ xor $D(3)$ xor $D(2)$ xor $D(0)$ xor $C(0)$ xor
$C(2)$ xor $\mathrm{C}(3)$ xor $\mathrm{C}(4)$ xor $\mathrm{C}(6)$ xor $\mathrm{C}(8)$ xor $\mathrm{C}(11)$ xor
C(12) xor C(15) xor C(18) xor C(19) xor C(20) xor C(24) xo
$\mathrm{C}(25)$ xor $\mathrm{C}(29)$ xor $\mathrm{C}(30)$ xor $\mathrm{C}(31)$;
NewCRC(5) <= D(29) xor $\mathrm{D}(28)$ xor $\mathrm{D}(24)$ xor $\mathrm{D}(21)$ xor $\mathrm{D}(20)$ xor $\mathrm{D}(19)$ xor $\mathrm{D}(13)$ xor $\mathrm{D}(10)$ xor $\mathrm{D}(7)$ xor $\mathrm{D}(6)$ xor $\mathrm{D}(5)$ xor $\mathrm{D}(4)$ xor
(4) xor $\mathrm{D}(1)$ xor $\mathrm{D}(0)$ xor $\mathrm{C}(0)$ xor $\mathrm{C}(1)$ xor $\mathrm{C}(3)$ xor
$\mathrm{C}(19)$ xor $\mathrm{C}(20)$ xor $\mathrm{C}(21)$ xor $\mathrm{C}(24)$ xor $\mathrm{C}(28)$ xor $\mathrm{C}(29)$;
NewCRC(6) <= $\mathrm{D}(30)$ xor $\mathrm{D}(29)$ xor $\mathrm{D}(25)$ xor $\mathrm{D}(22)$ xor $\mathrm{D}(21)$ xor $\mathrm{D}(20)$ xo $D(14)$ xor $D(11)$ xor $D(8)$ xor $D(7)$ xor $D(6)$ xor $D(5)$ xo
$\mathrm{D}(4)$ xor $\mathrm{D}(2)$ xor $\mathrm{D}(1)$ xor $\mathrm{C}(1)$ xor $\mathrm{C}(2)$ xor $\mathrm{C}(4)$ xor
$\mathrm{C}(5)$ xor $\mathrm{C}(6)$ xor $\mathrm{C}(7)$ xor $\mathrm{C}(8)$ xor $\mathrm{C}(11)$ xor $\mathrm{C}(14)$ xor

F $\mathrm{CRC}(7)<=\mathrm{D}(29)$ xor $\mathrm{D}(28)$ xor $\mathrm{D}(25)$ xor $\mathrm{D}(24)$ xor $\mathrm{D}(23)$ xor $\mathrm{D}(22)$ xor $\mathrm{D}(21)$ xor $\mathrm{D}(16)$ xor $\mathrm{D}(15)$ xor $\mathrm{D}(10)$ xor $\mathrm{D}(8)$ xor $\mathrm{D}(7)$ xor
$D(5)$ xor $\mathrm{D}(3)$ xor $\mathrm{D}(2)$ xor $\mathrm{D}(0)$ xor $\mathrm{C}(0)$ xor $\mathrm{C}(2)$ xor
$C(3)$ xor $\mathrm{C}(5)$ xor $\mathrm{C}(7)$ xor $\mathrm{C}(8)$ xor $\mathrm{C}(10)$ xor $\mathrm{C}(15)$ xor
$\mathrm{C}(16)$ xor $\mathrm{C}(21)$ xor $\mathrm{C}(22)$ xor $\mathrm{C}(23)$ xor $\mathrm{C}(24)$ xor $\mathrm{C}(25)$ xor $\mathrm{C}(28)$ xor $\mathrm{C}(29)$;
NewCRC(8) <= D(31) xor $D(28)$ xor $D(23)$ xor $D(22)$ xor $D(17)$ xor $D(12)$ xor $D(11)$ xor $\mathrm{D}(10)$ xor $\mathrm{D}(8)$ xor $\mathrm{D}(4)$ xor $\mathrm{D}(3)$ xor $\mathrm{D}(1)$ xo
$\mathrm{C}(10)$ xor $\mathrm{C}(11)$ xor $\mathrm{C}(12)$ xor $\mathrm{C}(17)$ xor $\mathrm{C}(22)$ xor $\mathrm{C}(23)$ xor C(28) xor C(31);
NewCRC(9) $<=\mathrm{D}(29)$ xor $\mathrm{D}(24)$ xor $\mathrm{D}(23)$ xor $\mathrm{D}(18)$ xor $\mathrm{D}(13)$ xor $\mathrm{D}(12)$ xor $D(11)$ xor $D(9)$ xor $D(5)$ xor $D(4)$ xor $D(2)$ xor $D(1)$ xor $\mathrm{C}(1)$ xor $\mathrm{C}(2)$ xor $\mathrm{C}(4)$ xor $\mathrm{C}(5)$ xor $\mathrm{C}(9)$ xor $\mathrm{C}(11)$ xor
$\mathrm{C}(12)$ xor $\mathrm{C}(13)$ xor $\mathrm{C}(18)$ xor $\mathrm{C}(23)$ xor $\mathrm{C}(24)$ xor $\mathrm{C}(29)$;
NewCRC(10) $<=\mathrm{D}(31)$ xor $\mathrm{D}(29)$ xor $\mathrm{D}(28)$ xor $\mathrm{D}(26)$ xor $\mathrm{D}(19)$ xor $\mathrm{D}(16)$ xor $\mathrm{D}(14)$ xor $\mathrm{D}(13)$ xor $\mathrm{D}(9)$ xor $\mathrm{D}(5)$ xor $\mathrm{D}(3)$ xor $\mathrm{D}(2)$ x. C(13) xor C(14) xor C(16) xor C(19) xor C(26) xor C(28) xor C(29) xor C(31);
NewCRC(11) <= D(31) xor D(28) xor D(27) xor D(26) xor D(25) xor D(24) xor $D(20)$ xor $D(17)$ xor $D(16)$ xor $D(15)$ xor $D(14)$ xor $D(12)$ xor
$\mathrm{D}(9)$ xor $\mathrm{D}(4)$ xor $\mathrm{D}(3)$ xor $\mathrm{D}(1)$ xor $\mathrm{D}(0)$ xor $\mathrm{C}(0)$ xor
$\mathrm{C}(1)$ xor $\mathrm{C}(3)$ xor $\mathrm{C}(4)$ xor $\mathrm{C}(9)$ xor $\mathrm{C}(12)$ xor $\mathrm{C}(14)$ xor
$C(15)$ xor $\mathrm{C}(16)$ xor $\mathrm{C}(17)$ xor $\mathrm{C}(20)$ xo $\mathrm{C}(24)$ xor $\mathrm{C}(25)$ xo $\mathrm{C}(26)$ xor $\mathrm{C}(27)$ xor $\mathrm{C}(28)$ xor $\mathrm{C}(31)$;
NewCRC(12) <= D(31) xor $\mathrm{D}(30)$ xor $\mathrm{D}(27)$ xor $\mathrm{D}(24)$ xor $\mathrm{D}(21)$ xor $\mathrm{D}(18)$ xor $D(5)$ xor $D(4)$ xor $D(2)$ xor $D(1)$ xor $D(0)$ (9) xor $D(6)$ xor
C(1) xor $\mathrm{C}(2)$ xor $\mathrm{D}(4)$ xor $\mathrm{D}(1)$ xor $\mathrm{D}(0)$ xor $\mathrm{C}(0)$ xor
$\mathrm{C}(12)$ xor $\mathrm{C}(13)$ xor $\mathrm{C}(15)$ xor $\mathrm{C}(17)$ xor $\mathrm{C}(18)$ xor $\mathrm{C}(21)$ xor C(24) xor C(27) xor C(30) xor C(31);
(23) $=-\mathrm{D}(31)$ xor $\mathrm{D}(28)$ xor $\mathrm{D}(25)$ xor $\mathrm{D}(22)$ xor $\mathrm{D}(19)$ xor $\mathrm{D}(18)$ xor $\mathrm{D}(16)$ xor $\mathrm{D}(14)$ xor $\mathrm{D}(13)$ xor $\mathrm{D}(10)$ xor $\mathrm{D}(7)$ xor $\mathrm{D}(6)$ xor $\mathrm{D}(5)$ xor $\mathrm{D}(3)$ xor $\mathrm{D}(2)$ xor $\mathrm{D}(1)$ xor $\mathrm{C}(1)$ xor $\mathrm{C}(2)$ xor $C(14)$ xor $C(16)$ xor $C(18)$ xor $C(19)$ xor $C(22)$ xor $C(25)$ xo
$\mathrm{C}(28)$ xor $\mathrm{C}(31)$;
NewCRC(14) <= $\mathrm{D}(29)$ xor $\mathrm{D}(26)$ xor $\mathrm{D}(23)$ xor $\mathrm{D}(20)$ xor $\mathrm{D}(19)$ xor $\mathrm{D}(17)$ xor

$\mathrm{D}(4)$ xor $\mathrm{D}(3)$ xor $\mathrm{D}(2)$ xor $\mathrm{C}(2)$ xor $\mathrm{C}(3)$ xor $\mathrm{C}(4)$ xor

NewCRC(15) <= D(30) xor $\mathrm{D}(27)$ xor $\mathrm{D}(24)$ xor $\mathrm{D}(21)$ xor $\mathrm{D}(20)$ xor $\mathrm{D}(18)$ xor $\mathrm{D}(16)$ xor $\mathrm{D}(15)$ xor $\mathrm{D}(12)$ xor $\mathrm{D}(9)$ xor $\mathrm{D}(8)$ xor $\mathrm{D}(7)$ xor $\mathrm{D}(5)$ xor $\mathrm{D}(4)$ xor $\mathrm{D}(3)$ xor $\mathrm{C}(3)$ xor $\mathrm{C}(4)$ xor $\mathrm{C}(5)$ xor $\mathrm{C}(7)$ xor $\mathrm{C}(8)$ xor $\mathrm{C}(9)$ xor $\mathrm{C}(12)$ xor $\mathrm{C}(15)$ xor $\mathrm{C}(16)$ xor $\mathrm{C}(18)$ xor $\mathrm{C}(20)$ xor $\mathrm{C}(21)$ xor $\mathrm{C}(24)$ xor $\mathrm{C}(27)$ xor $\mathrm{C}(30)$;
NewCRC(16) < = D(30) xor D(29) xor D(26) xor D(24) xor D(22) xor D(21) xor $\mathrm{D}(19)$ xor $\mathrm{D}(17)$ xor $\mathrm{D}(13)$ xor $\mathrm{D}(12)$ xor $\mathrm{D}(8)$ xor $\mathrm{D}(5)$ xo
$\mathrm{C}(12)$ xor $\mathrm{C}(13)$ xor $\mathrm{C}(17)$ xor $\mathrm{C}(19)$ xor $\mathrm{C}(21)$ xor $\mathrm{C}(22)$ C(24) xor C(26) xor C(29) xor C(30);
NewCRC(17) <= D(31) xor $\mathrm{D}(30)$ xor $\mathrm{D}(27)$ xor $\mathrm{D}(25)$ xor $\mathrm{D}(23)$ xor $\mathrm{D}(22)$ xor $\mathrm{D}(20)$ xor $\mathrm{D}(18)$ xor $\mathrm{D}(14)$ xor $\mathrm{D}(13)$ xor $\mathrm{D}(9)$ xor $\mathrm{D}(6)$ xor $\mathrm{D}(5)$ xor $\mathrm{D}(1)$ xor $\mathrm{C}(1)$ xor $\mathrm{C}(5)$ xor $\mathrm{C}(6)$ xor $\mathrm{C}(9)$ xor $\mathrm{C}(13)$ xor $\mathrm{C}(14)$ xor $\mathrm{C}(18)$ xor $\mathrm{C}(20)$ xor $\mathrm{C}(22)$ xor $\mathrm{C}(23)$ xor
$\mathrm{C}(25)$ xor $\mathrm{C}(27)$ xor $\mathrm{C}(30)$ xor $\mathrm{C}(31)$; $\mathrm{C}(25)$ xor $\mathrm{C}(27)$ xor $\mathrm{C}(30)$ xor $\mathrm{C}(31)$;
NewCRC(18) <= D(31) xor $D(28)$ xor $D(26)$ xor $D(24)$ xor $D(23)$ xor $D(21)$ xo $\mathrm{D}(19)$ xor $\mathrm{D}(15)$ xor $\mathrm{D}(14)$ xor $\mathrm{D}(10)$ xor $\mathrm{D}(7)$ xor $\mathrm{D}(6)$ xor $\mathrm{C}(15)$ xor $\mathrm{C}(19)$ xor $\mathrm{C}(21)$ xor $\mathrm{C}(23)$ xor $\mathrm{C}(24)$ (14) xor $\mathrm{C}(28)$ xor C(31);
NewCRC(19) <= D(29) xor $D(27)$ xor $D(25)$ xor $D(24)$ xor $D(22)$ xor $D(20)$ xor $\mathrm{D}(16)$ xor $\mathrm{D}(15)$ xor $\mathrm{D}(11)$ xor $\mathrm{D}(8)$ xor $\mathrm{D}(7)$ xor $\mathrm{D}(3)$ xor $\mathrm{C}(3)$ xor $\mathrm{C}(7)$ xor $\mathrm{C}(8)$ xor $\mathrm{C}(11)$ xor $\mathrm{C}(15)$ xor $\mathrm{C}(16)$ xor
NewCRC(20) <= D(30) xor $\mathrm{D}(28)$ xor $\mathrm{D}(26)$ xor $\mathrm{D}(25)$ xor $\mathrm{D}(23)$ xor $\mathrm{D}(21)$ xor $D(17)$ xor $D(16)$ xor $D(12)$ xor $D(9)$ xor $D(8)$ xor $D(4)$ xor

NewCRC(21) <= $D(31)$ xor $D(29)$ xor $D(27)$ xor $D(26)$ xor $D(24)$ xor $D(22)$ xor $\mathrm{D}(18)$ xor $\mathrm{D}(17)$ xor $\mathrm{D}(13)$ xor $\mathrm{D}(10)$ xor $\mathrm{D}(9)$ xor $\mathrm{D}(5)$ xor $C(5)$ xor $C(9)$ xor $C(10)$ xor $C(13)$ xor $C(17)$ xor C(18) xor $\mathrm{C}(22)$ xor $\mathrm{C}(24)$ xor $\mathrm{C}(26)$ xor $\mathrm{C}(27)$ xor $\mathrm{C}(29)$ xor $\mathrm{C}(31)$;
NewCRC(22) <= D(31) xor $\mathrm{D}(29)$ xor $\mathrm{D}(27)$ xor $\mathrm{D}(26)$ xor $\mathrm{D}(24)$ xor $\mathrm{D}(23)$ xor $\mathrm{D}(19)$ xor $\mathrm{D}(18)$ xor $\mathrm{D}(16)$ xor $\mathrm{D}(14)$ xor $\mathrm{D}(12)$ xor $\mathrm{D}(11)$ xo $\mathrm{C}(14)$ xor $\mathrm{C}(16)$ xor $\mathrm{C}(18)$ xor $\mathrm{C}(19)$ xor $\mathrm{C}(23)$ xor $\mathrm{C}(24)$ $\mathrm{C}(26)$ xor $\mathrm{C}(27)$ xor $\mathrm{C}(29)$ xor $\mathrm{C}(31)$;
NewCRC(23) <= D(31) xor $\mathrm{D}(29)$ xor $\mathrm{D}(27)$ xor $\mathrm{D}(26)$ xor $\mathrm{D}(20)$ xor $\mathrm{D}(19)$ xor $\mathrm{D}(17)$ xor $\mathrm{D}(16)$ xor $\mathrm{D}(15)$ xor $\mathrm{D}(13)$ xor $\mathrm{D}(9)$ xor $\mathrm{D}(6)$ xor
$\mathrm{D}(1)$ xor $\mathrm{D}(0)$ xor $\mathrm{C}(0)$ xor $\mathrm{C}(1)$ xor $\mathrm{C}(6)$ xor $\mathrm{C}(9)$ xor
$\mathrm{C}(13)$ xor $\mathrm{C}(15)$ xor $\mathrm{C}(16)$ xor $\mathrm{C}(17)$ xor $\mathrm{C}(19)$ xor $\mathrm{C}(20)$ xor C(26) xor C(27) xor C(29) xor C(31);
NewCRC(24) <= D(30) xor $\mathrm{D}(28)$ xor $\mathrm{D}(27)$ xor $\mathrm{D}(21)$ xor $\mathrm{D}(20)$ xor $\mathrm{D}(18)$ xor $\mathrm{D}(17)$ xor $\mathrm{C}(1)$ xor $\mathrm{C}(2)$ xor $\mathrm{C}(7)$ (10) xor $\mathrm{D}(7)$ xor $\mathrm{D}(2)$ xo $C(16)$ xor $C(17)$ xor $C(18)$ xor $\mathrm{C}(20)$ xor $\mathrm{C}(21)$ xor $\mathrm{C}(27)$ C(28) xor C(30);
NewCRC(25) <= $\mathrm{D}(31)$ xor $\mathrm{D}(29)$ xor $\mathrm{D}(28)$ xor $\mathrm{D}(22)$ xor $\mathrm{D}(21)$ xor $\mathrm{D}(19)$ xor $\mathrm{D}(18)$ xor $\mathrm{D}(17)$ xor $\mathrm{D}(15)$ xor $\mathrm{D}(11)$ xor $\mathrm{D}(8)$ xor $\mathrm{D}(3)$ xor $\mathrm{D}(2)$ xor $\mathrm{C}(2)$ xor $\mathrm{C}(3)$ xor $\mathrm{C}(8)$ xor $\mathrm{C}(11)$ xor $\mathrm{C}(15)$ xor

NewCRC(26) <= $\mathrm{D}(31)$ xor $\mathrm{D}(28)$ xor $\mathrm{D}(26)$ xor $\mathrm{D}(25)$ xor $\mathrm{D}(24)$ xor $\mathrm{D}(23)$ xor $\mathrm{D}(22)$ xor $\mathrm{D}(20)$ xor $\mathrm{D}(19)$ xor $\mathrm{D}(18)$ xor $\mathrm{D}(10)$ xor $\mathrm{D}(6)$ xo $\mathrm{D}(4)$ xor $\mathrm{D}(3)$ xor $\mathrm{D}(0)$ xor $\mathrm{C}(0)$ xor $\mathrm{C}(3)$ xor $\mathrm{C}(4)$ xor $\mathrm{C}(6)$ xor $\mathrm{C}(10)$ xor $\mathrm{C}(18)$ xor $\mathrm{C}(19)$ xor $\mathrm{C}(20)$ xor $\mathrm{C}(22)$ xo
$\mathrm{C}(23)$ xor $\mathrm{C}(24)$ xor $\mathrm{C}(25)$ xor $\mathrm{C}(26)$ xor $\mathrm{C}(28)$ xor $\mathrm{C}(31)$; $\mathrm{RC}(27)<=\mathrm{D}(29)$ xor $\mathrm{D}(27)$ xor $\mathrm{D}(26)$ xor $\mathrm{D}(25)$ xor $\mathrm{D}(5)$ xor. xor $\mathrm{D}(20)$ xor $\mathrm{D}(19)$ xor $\mathrm{D}(11)$ xor $\mathrm{D}(7)$ xor $\mathrm{D}(5)$ xor $\mathrm{D}(4)$ xor $\mathrm{D}(1)$ xor $\mathrm{C}(1)$ xor $\mathrm{C}(4)$ xor $\mathrm{C}(5)$ xor $\mathrm{C}(7)$ xor $\mathrm{C}(11)$ xor $\mathrm{C}(19)$ xor $\mathrm{C}(20)$ xor $\mathrm{C}(21)$ xor $\mathrm{C}(23)$ xor $\mathrm{C}(24)$ xor $\mathrm{C}(25)$ xor $\mathrm{C}(26)$ xor $\mathrm{C}(27)$ xor $\mathrm{C}(29)$;
NewCRC(28) $<=\mathrm{D}(30)$ xor $\mathrm{D}(28)$ xor $\mathrm{D}(27)$ xor $\mathrm{D}(26)$ xor $\mathrm{D}(25)$ xor $\mathrm{D}(24)$ xor $\mathrm{D}(22)$ xor $\mathrm{D}(21)$ xor $\mathrm{D}(20)$ xor $\mathrm{D}(12)$ xor $\mathrm{D}(8)$ xor $\mathrm{D}(6)$ xo $D(5)$ xor $D(2)$ xor $C(2)$ xor $C(5)$ xor $C(6)$ xor $C(8)$ xor $C(12)$ xor $C(20)$ xr $C(21)$ ( $C(22)$ xor $C(24)$ xor $C(25)$ xor $\mathrm{C}(26)$ xor $\mathrm{C}(27)$ xor $\mathrm{C}(28)$ xor $\mathrm{C}(30)$; $\mathrm{D}(23)$ xor $\mathrm{D}(22)$ xor $\mathrm{D}(21)$ xor $\mathrm{D}(13)$ xor $\mathrm{D}(9)$ xor $\mathrm{D}(7)$ xor
$\mathrm{D}(6)$ xor $\mathrm{D}(3)$ xor $\mathrm{C}(3)$ xor $\mathrm{C}(6)$ xor $\mathrm{C}(7)$ xor $\mathrm{C}(9)$ xor
$\mathrm{C}(13)$ xor $\mathrm{C}(21)$ xor $\mathrm{C}(22)$ xor $\mathrm{C}(23)$ xor $\mathrm{C}(25)$ xor $\mathrm{C}(26)$ xor C(27) xor C(28) xor C(29) xor C(31);
NewCRC(30) <= D(30) xor D(29) xor D(28) xor D(27) xor D(26) xor D(24) xor $\mathrm{D}(23)$ xor $\mathrm{D}(22)$ xor $\mathrm{D}(14)$ xor $\mathrm{D}(10)$ xor $\mathrm{D}(8)$ xor $\mathrm{D}(7)$ xor $\mathrm{D}(4)$ xor $\mathrm{C}(4)$ xor $\mathrm{C}(7)$ xor $\mathrm{C}(8)$ xor $\mathrm{C}(10)$ xor $\mathrm{C}(14)$ xor $\mathrm{C}(22)$ xor $\mathrm{C}(23)$ xor $\mathrm{C}(24)$ xor $\mathrm{C}(26)$ xor $\mathrm{C}(27)$ xor $\mathrm{C}(28)$ xor C (29) xor C(30);
NewCRC(31) <= D(31) xor $\mathrm{D}(30)$ xor $\mathrm{D}(29)$ xor $\mathrm{D}(28)$ xor $\mathrm{D}(27)$ xor $\mathrm{D}(25)$ xor $D(24)$ xor $D(23)$ xor $D(15)$ xor $D(11)$ xor $D(9)$ xor $D(8)$ xor
$\mathrm{D}(5)$ xor $\mathrm{C}(5)$ xor $\mathrm{C}(8)$ xor $\mathrm{C}(9)$ xor $\mathrm{C}(11)$ xor $\mathrm{C}(15)$ xor
$C(23)$ xor $C(24)$ xor $C(25)$ xor $C(27)$ xor $C(28)$ xor $C(29)$ xor $\mathrm{C}(30)$ xor $\mathrm{C}(31)$;
end process;
end architecture crc_beh
-- CRC Compare
ibrary IEEE;
use IEEE.std_logic_1164.all;

## entity compcre is

ort(calccre, crcin: in std_logic_vector(31 downto 0 )
crechkout: out std_logic)
end entity compcrc;
architecture compcre beh of compcrc is
component XOR2 is
port(I0, I1: in std_logic
O: out std_logic);
end component XOR2;
component OR16 is
port(I6, I9, I8, I7, I5, I4, I3, I2, I15, I14, I13, I12, I11, I10, I1, I0: in std logic; O: out std_logic) end component OR16.

## signal x: std logic vector(31 downto 0)

 signal EQ1, EQ2: std_logic;begin
xorcomp1: XOR2 port map(IO=>calccrc(0), $\mathrm{II}=>\operatorname{crcin}(0), \mathrm{O}=>x(0))$; xorcomp2: XOR2 port map( $\mathrm{I} 0=>\operatorname{calccrc}(1), \mathrm{II}=>\operatorname{crcin}(1), \mathrm{O}=>\mathrm{x}(1))$; xorcomp3: XOR2 port map $(10=>\operatorname{calccrc}(2), \mathrm{II}=>\operatorname{crcin}(2), \mathrm{O}=>x(2))$ xorcomp4: XOR2 port map( $\mathrm{I} 0=>\operatorname{calccrc}(3), \mathrm{I}=>\operatorname{crcin}(3), \mathrm{O} \Rightarrow>\times(3))$ xorcomps: XOR2 port map(10=>calccrcc(4), $1=>\operatorname{crcin}(4), \mathrm{O}=>x(4)$; xorcomp7: XOR2 port map( $10=>\operatorname{calccrc}(6), \mathrm{II}=>\operatorname{crcin}(6), \mathrm{O} \Rightarrow>\mathrm{x}(6))$ ) xorcomp8: XOR2 port map( $10=>\operatorname{calccrc}(7), \mathrm{I} 1=>\operatorname{crcin}(7), \mathrm{O}=>\mathrm{x}(7)$ ) xorcomp9: XOR2 port map $(10=>\operatorname{calccrc}(8), \mathrm{I} 1=>\operatorname{crcin}(8), \mathrm{O}=>\mathrm{x}(8))$; xorcomp 10: XOR2 port map $(\mathrm{IO}=>\operatorname{calccrc}(9), \mathrm{II}=>\operatorname{crccin}(9), \mathrm{O}=>\mathrm{x}(9))$; xorcomp11: XOR2 port map $(10=>\operatorname{calccrc}(10), \mathrm{II}=>\operatorname{crcin}(10), \mathrm{O}=>\mathrm{x}(10))$; xorcomp 12: XOR2 port map( $(10=>\operatorname{calccrc}(11), \mathrm{II}=>\operatorname{crcin}(11), \mathrm{O}=>\mathrm{x}(11))$; xorcomp 13: XOR2 port map(10=>calccrc(12), $11=>\operatorname{crcin}(12), \mathrm{O}=>(12)$ ); xorcomp15: XOR2 port map( $\mathrm{I} 0=>$ calccrc(14), $\mathrm{II}=>\operatorname{crcin}(14), \mathrm{O} \Rightarrow>\mathrm{x}(14)$ ); xorcomp16: XOR2 port map( $10=>\operatorname{calccrc}(15), \mathrm{Il}=>\operatorname{crcin}(15), \mathrm{O}=>\mathrm{x}(15)$ ), xorcomp17: XOR2 port map( $10=>\operatorname{calccrc}(16), \mathrm{II}=>\operatorname{crcin}(16), \mathrm{O}=>\mathrm{x}(16))$; xorcomp18: XOR2 port map( $10=>\operatorname{calccrc}(17), 11=>\operatorname{crcin}(17), \mathrm{O}=>x(17)$ ); xorcomp19: XOR2 port map(IO $=>\operatorname{calccrc}(18), 11=>\operatorname{crcin}(18), \mathrm{O} \Rightarrow>x(18))$, xorcomp20: XOR2 port $\operatorname{map}(10=>\operatorname{calccrc}(19), \mathrm{II}=>\operatorname{crcin}(19), \mathrm{O}=>x(1))$ xorcomp21: XOR2 port map(IO=>calccrc $(20), \mathrm{II}=>\operatorname{crcin}(20), \mathrm{O}=>x(20)) ;$ xorcomp22: XOR2 port map(10=>calccrc(21), $I 1=>\operatorname{crcin}(21), 0=>x(21)$; xorcomp23: XOR2 port map(10=>calccrc( (22), $\mathrm{I}=>$ crcin(23), $\mathrm{O} \Rightarrow>x(23)$ ) xorcomp24: XOR2 port map(110=>calccrc( 24$), \mathrm{II}=>\operatorname{crcin}(24), \mathrm{O}=>\mathrm{x}(24)$ ); xorcomp26: XOR2 port map(I0 $=>$ calccrc $(25), \mathrm{Il}=>\operatorname{crcin}(25), \mathrm{O}=>\mathrm{x}(25)$ ); xorcomp27: XOR2 port map(I0 $=>\operatorname{calccrc}(26), \mathrm{II}=>\operatorname{crcin}(26), \mathrm{O}=>x(26))$; xorcomp28: XOR2 port map $(10=>\operatorname{calccrc}(27), \mathrm{Il}=>\operatorname{crcin}(27), \mathrm{O} \Rightarrow>x(27)$ ) xorcomp29: XOR2 port map( $10=>\operatorname{calccrc}(28), \mathrm{II}=>\operatorname{crcin}(28), \mathrm{O}=>x(28))$; xorcomp30: XOR2 port map $(10=>\operatorname{calccrc}(29), \mathrm{II}=>\operatorname{crcin}(29), \mathrm{O}=>x(29)$ ); xorcomp31. XOR2 port map(10->calcrec(31), $11=>\operatorname{crcin}(31), \mathrm{O}=>x(31)$ )
orcompl: OR16 port $\operatorname{map}(16=>x(6), 19=>x(9), I 8=>x(8), 17=>x(7), 15=>x(5), 14=>x(4), 13=>x(3)$, orcomp1: OR16 port map $(16=>x(6), 19=>x(9), \mathrm{I}=>\mathrm{x}(8), 11) \mathrm{x} 11 \Rightarrow \mathrm{x}(11), \mathrm{I} 10=>\mathrm{x}(10), \mathrm{I} 1 \Rightarrow>\mathrm{x}(1), \mathrm{I} 0=>\mathrm{x}(0)$ $0=>E Q 1$ );
(16), $11=>(17), 18 \Rightarrow>(18), I 7 \Rightarrow>x(19), I 5=>x(20), I 4 \Rightarrow>x(21), I 3 \Rightarrow>x(22)$,位 $12=x(23), 115 \Rightarrow>x(24)$,
rcchkout <= not (EQ1 or EQ2)
end architecture compcrc_beh;

- CRC OUT
library IEEE
se IEEE.std_logic_1164.al
se IEEE.std_logic_arith.all
use IEEE.std_logic_unsigned.all;
tity crcout is
port(lder, crez: in std logic


# crcoutin, cin2: in std logic vector(31 downto 0); 

 crcoutout: out std_logic_vector(31 downto 0 )); end entity croout;architecture crcout_beh of croout is
signal sig: std_logic_vector(1 downto 0)
begin
sig <= crcz\&ldcr;
process(sig, crooutin, cin2) is
begin
when "00" $\Rightarrow>$ crcoutout $<=$ crcoutin
when "01" $\Rightarrow>$ crcoutout $<=\operatorname{cin} 2$;
when " 10 " $=>$ crcoutout $<=$ (others $=>{ }^{\prime} 0$ ')
when " 11 " $\Rightarrow>$ crooutout $<=\left(\right.$ others $\Rightarrow>{ }^{\prime} 0^{\prime}$ ';
when others $=>$ crcoutout $<=$ (others $\Rightarrow>{ }^{\prime} 0$ ');
end case;
end architecture croout be
-- CRCCALCULATED VALUE STORE
library IEEE;
use IEEE.std_logic_1164.all;
entity crest is
port(clk : in std_logic;
in : in std logic vector(31 downto 0); crc calc out : out std_logic_vector(31 downto 0)) end entity crcst;
architecture crrst_beh of crcst is
begin
rocess(clk, crc_calc_in)
begin
(rising_edge(clk) then
end if;
end process,
end architecture crcst_beh;

- CRC OUTRAM MODULE
ibrary IEEE;
use IEEE.std_logic_1164.all:
use IEEE.st-_ogic- arith.all;
use IEEE.std_logic unsigned.all;
entity croout ram is
port(epout: in std_logic; crr_cin, outramin: in std_logic_ vector(31 down end entity crout_ram;
process(epout, crr_cin, outramin) is
begin
case epout is
when ' 0 ' $=>$
when ' 0 ' $\Rightarrow>$ outramout $<=$ outramin
when ' 1 ' $=>$ outramout $<=$ crc cin'
hen others $=>$ outramout $<=\left(\right.$ others $=>{ }^{\prime} 0^{\prime}$ );
end case;
end architecture crcout ram_beh
- For getting instuctions
-- For getting
use IEEE.std logic_1164.all;
entity tstin is
port(in_inst, clk: in std logic;
port(in_inst, clk: in std_logic
ininstout: out std logic);
end entity tstin;
architecture tstin_beh of tstin is
component FD is
port(D, C: in std_logic;
Q: outs_logic
component gdi is
port(clk, fb: in std logic
diout: out std logic
end component gdi;
signal inbar0, inbar1, in0, in1, ininstout1: std logic
begin
dff st0: FD port map( $\mathrm{D}=>$ in inst, $\mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>$ in 0$)$ dff_stl: FD port map( $\mathrm{D}=>$ in $\overline{0}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>$ in1 $)$; inbar0 $<=$ not(in0);
inbarl <= not(in1);
gdicomp: gdi port map(clk =>clk, fb=>inbar0, diout=>ininstout1); ininstout $<=$ in_inst and ininstout 1
end architecture tstin beh;
-- Getting desired inst
- Getting des
use IEEE.std logic_1164.ali;
entity gdi is
port(clk, fb: in std_logic;
diout: out std_logic);
end entity gdi;
rchitecture gdi beh of gdi is
begin
process(clk, fb) is
begin
falling_edge(clk)) then
diout $<=\mathrm{fb}$;
end if;
end process;
end architecture gdi_ beh;
-- 8 bit FLAG register
library IEEE;
use IEEE.std_logic_1164.all;
entity aereg is
port(clk, ldaer : in std_logic;
flagval_in : in std_logic_vector(7 downto 0);
aerout : out std_logic_vector(7 downto 0));
end entity aereg;
architecture aereg beh of aereg is
begin
proces
begin
if (rising_edge(clk))th
if (ldaer $=1$ ' ') then
aerout < = flagval_in;
end if;
end if;
end architecture aereg_beh;
-- 8 bit OCR register
library IEEE;
use IEEE.std_logic_1164.all;
entity ocreg is
port(clk, Idocr : in std_logic;
val in : in std logic vector ( 7 downto 0 );
ocrout : out std_logic_vector(7 downto 0));
end entity ocreg;
architecture ocreg_ beh of ocreg is
begin
process(clk, ldocr, val_in)
begin
if (rising_ edge(clk))then
if (ldocr $=$ ' 1 ') the
ocrout $<=$ val_in;
end if;
end process;
end architecture ocreg_beh;
-- 6 bit MOR registe
library IEEE;
use IEEE.std logic_1164.all;
entity moreg is
port cllk, ldmor : in std_logic;
mop_fmpkt_in : in std_logic_vector(5 downto 0)
end entity moreg;
architecture moreg_beh of moreg is
begin
process(ck 1dmor, mop fmpkt in)
begin
(rising_edge(clk))then
if (ldmor $=1$ ') then
end if;
end if;
end process;
end architecture moreg beh;
--ESS
--FULL ESS from 3 Stages
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all
use IEEE numeric std.all;
library SYNOPSYS
use SYNOPSYS.ATTRIBUTES.all
portt(tag in value_in: in std_logic_vector(63 downto 0)
clk, clock, ess_we, ess_re, putin: in std_logic
f, pf, ess_full, le: out std_logic
, tvalue: out std logic vector( 63 downto 0$)$ ) end entity esstop0;
architecture fulless beh of esstop 0 is
--Components
component First_Stage is
port(tag_in: in std_logic_vector(63 downto 0);
lk , put, get, empty, putin_fmTS, match_fmTS: in std_logic
fmmux_addr: in std_logic_vector(4 downto
natchout, putout, getout: out std logi
atch outaddr: out std logic vector(4 downto 0));
end component First Stage;
component Second_Stage is
port(clk, clock, get, put, empin_fmTS, lexpd_fmTS, put_fmTS, matchin_fmTS: in std_logic, matchin_fmFS: in std_logic,
mataddr_fmFS: in std_logic_vector(4 downto 0);
natchout_sec, putout_sec, getout_sec: out std_logic,
mptysig_out_sec, life_expd_out_sec, GF
mux outaddr sec: out std logic vector ( 4 downto $\overline{0}$ );
end component Second Stage;
component TSPE is
port(clk, get, put: in std logic;
GF fmsec, PF fmsec, empty fmsec, lifeexpd fmsec, match fmsec: in std_logic
解 in: in std logic vector(63 downto 0);
muxaddr_fmsec: in std_logic_vector(4 downto 0),
GFOUT, PFOUT, ESSFULL, le: out std logic;
OUTVALUE: out std_logic_vector(63 downto 0)); end component TSPE;


## -----signals

----FS signals
gnal matchout FS, getout FS, putout FS: std_logic;
gnal muxaddr_fmsecst, matchaddr_FS: std_logic_vector(4 downto 0)
SS signals SS, EO_SS, put_SS, get_SS, LE_SS, GF_SS, PF_SS: std_logic -----TS signals
signal gf_TS, pf_TS: std logic;
begin
$\mathrm{ff}<=\mathrm{GF}_{1}$ SS;
$\mathrm{pf}<=\mathrm{PF}$-SS;
S comp: First Stage port map(tag_ in $=>$ tag_in, clk $=>$ clk, pul->ess_we, goll>ess_re, empty=>EO_SS, utin fmTS $=>$ putin, match fmTS $=>$ match SS , fmmux_addr $=>$ muxaddr_fmsecst, natchout $=>$ matchout FS, putout $=>$ putout $\quad$ FS, getout $=>$ getout $F S$, match outaddr $=>$ matchaddr_FS);

S comp: Second Stage port map(clk=>clk, clock=>clock, get=>getout_FS, put=>putout_FS, mpin_fmTS $=>$ EO_SS, lexpd_fmTS $\Rightarrow$ LE_SS, put_fmTS $\Rightarrow>$ put_ SS , matchin_fmTS $\Rightarrow>$ match_
 GF_out=>GF_S $\overline{\text { S }}$, PF_out $=>$ PF_SS, mux_outaddr_sec=>muxaddr_fmsecst);
S_comp: TSPE port map(clk=>clk, get=>get_SS, put=>put_SS, GF_fmsec=>GF_SS
PF_fmsec $=>$ PF_SS, empty_fmsec $=>$ EO_SS, lifeexpd_fmsec $=>$ LE_SS $^{-}$SS, match_fmsec $=>$match_ SS

ESSFULL=>ess full, le=>le, OUTVALUE $=>$ outvalue);
end architecture fulless beh;
--Individual Components
--First Stage Pipeline ESS
library IEEE;
use IEEE.std_logic_1 164.all;
entity First_Stage is
port(tag_in: in std_logic_vector(63 downto 0),
fmmux addr: in std logic_vector (4 downto 0 )
matchout, putout, getout: out std_logic,
match_outaddr: out std_logic_vector(4 downto 0));
end entity First_Stage;
architecture First_Stage_beh of First_Stage is
--components
component FSPE is
port(tag in: in std logic vector(63 downto 0);

## component FSL is

port(clk: in std_logic;
putin, getin, matchin: in std logic;
match inaddr: in std_logic_vector(4 downto 0);
putout, getout, matchout: out std_logic;
match_outaddr: out std_logic_vector(4 downto 0));
end component FSL
--signals
signal mat signal: std logic;
signal mat_address: std_logic_vector(4 downto 0);
begin
FSPE_comp: FSPE port map(tag_in=>tag_in, clk=>clk, put=>put, get=>get, empty=>empty, putin_fmTS=>putin_fmTS, match_fmTS $=>$ match_fmTS, fmmux_addr=>fmmux_addr matchsig $=>$ mat_signal, matchoutaddr $=>$ mat_address);
FSL comp: FSL port map(clk $=>\mathrm{clk}$, putin= $=$ put, getin $=>$ get, matchin $=>$ mat signal, FSL_comp: FSL port map(clk $=>$ clk, putin $=>$ put, getin $=>$ get, , matchin $=>$ mat $\rightarrow$ sitchat, match outaddr $\gg$ match outaddr);
end architecture First_Stage_beh;
-Individual Components
-First Stage of Pipeline ESS
library IEEE;
use IEEE.std logic 1164.all;
entity FSPE is
ort(tag_in: in std logic vector(63 downto 0);
lk, put, get, empty, putin_fmTS, match_fmTS: in std_logic;
fmmux_addr: in std_ logic:
matchsig: out std_logic;
matchoutaddr:
nd entity FSPE:
chitecture FSPE beh of FSPE is
component camfull is
port(tag in in std logic vector(63 downto 0)
$\therefore$ in std_logic_vector(4 downto 0) ;
WRITE ENABLE : in std_logic,
ERASE-WRITE : in std_logic,
WRITE_RAM : in std_logic;
CLK : in std_logic
MATCH_ENABLE
MATCH RST : in std logic;
MATCH_SIG_OUT
end component camfull;

## signal pg, write: std_logic;

begin
$\mathrm{pg}<=$ put or get;
write $<=($ empty and putin fmTS and (not(match_fmTS)) ); - - has to be empty and put (not empty alone) camfull comp: camfull port map(tag_in $=>$ tag_in, ADDR $=>$ fmmux_addr, WRITE_ENABLE $=>$ write, ERASE_WRITE=>write, WRITE_RAM=>write, CLK=>clk, MATCH_ENABLE=>pg,
MATCH_RST $=>$ pg, MATCH_SIG $\bar{G}$ _OUT $=>$ matchsig, MATCH_ADD $\bar{R}=>$ matchoutaddr);
end architecture FSPE beh;
--Full Original CAM
-- single CAM module
library IEEE;
use IEEE.std_logic_1164.all;
entity camfull is
port( tag_in : in std_logic_vector(63 downto 0);

WRITE ENABLE
ERASE_WRITE : in std_logic;
WRITE_RAM : in std_logic;
MATCH_ENABLE : in std_logic,
MATCH_RST : in std_logic;
MATCH SIG_OUT $\quad$ out std logic;
MATCH-ADDR : out std logic vector(4 downto 0 ));
end entity camfull;
rchitecture camfull beh of camfull is
mponent cam16x $\overline{6} 41$ is
port( tag in: in std_logic vector(63 downto 0);
vector(3 downto $) ;-$,
WRITE ENABLE - in std_logic; -- Write Enable during 2 clock cycles
ERASE WR WRITE RAM : in std logic
WRITE_ENABLE at the CAMs top leve
MATCH ENABLE : in std logic;
MATCH RST : in std_logic; -- Synchronous reset $=>$ MATCH $=$ " 00000000000000000 " $\mathrm{MATCH}^{-} \quad$ : out std_logic_vector( 15 downto 0 )
end component cam16x64_1;
omponent ENCODE 4 LSB is
port( BINARY_ADDR : in std_logic_vector(31 downto 0); -- Match address found MATCH-OK : out std logic); -- '1' if Match found
end component ENCODE 4 LSB;
signal match sig1: std logic_vector( 15 downto 0 )
signal match_sig2: std_logic_vector( 15 downto 0 ;
signal match_sig: std_logic_vector( 31 downto 0 )
signal WE_1, WE 2, EW 1, EW 2, WR 1, WR 2, adnot: std logic;
begin
adnot $<=\operatorname{not}(\operatorname{ADDR}(4))$;
WE_1 $<=$ adnot and WRITE ENABLE;
WE_2 $2=\operatorname{ADDR}(4)$ and WRITE_ENABLE;
EW_1 <= adnot and ERASE_WRITE;
EW- $2<=\operatorname{ADDR}(4)$ and ERASE_WRITE;
WR_ $<=$ adnot and WRITE RAM;
camfinal0: cam16x64_1 port map(tag_in=>tag_in, ADDR=>ADDR(3 downto 0),
camfinal0: cam16x64-1 port map(tag_in=>tag_in, ADDR $=>$ ADDR(3
WRITE ENABLE $=>$ WE 1 , ERASE WRITE $=>$ EW 1 , WRITE RAM $=>$ WR 1 , CLK $=>$ CLK, MATCH ENABLE $=>$ MATCH_ENABLE, MATCH_RST $=>$ MATCH_RST, MATCH $=>$ match_sig1); camfinal1: cam16x64_1 port mapp(tag_in=>tag_in, ADDDR $=>\operatorname{ADDR}(3$ downto 0 ),
WRITE ENABLE $=>$ WE 2, ERASE_WRITE $=>$ EW_2, WRITE_RAM $=>$ WR_2, CLK $=>$ CLK,
MATCH_ENABLE $=>$ MATCH_ENABLE, MATCH_RST $=>$ MATCH_RST, $_{\text {MATCH }}=>$ match_sig2);
match_sig <= match_sig2\&match_sig1;
encoder: ENCODE - 4 LSB port map(BINARY ADDR $=>$ match sig
encoder: ENCDE $=>$ MATCH ADDR, MATCH OK $=>$ MATCH
end architecture camfull beh;
--CAM 16x64
library IEEE;
use IEEE.std_logic_1164.all
entity cam16x64 1 is
port( tag_in: in std_logic_vector(63 downto 0);
WRITE_ENABLE in std_logic_ vectors in std_logic; -- Write Enable during 2 clock cycles
ERASE_WRITE : in std_logic; -- if ' 0 ' ERASE else WRITE, generate from WRITE_ENABLE at
the CAMs' top level
RITE_ENABLE at the CAMs' top level
CLK : in std logic;
MATCH_ENABLE : in std logic;
MATCH $\quad$ : in std_logic, - std_logic_vector( 15 downto 0 ))
end entity cam16x64
architecture camtryl_beh of cam16x64_1 is
component CAM RAMB4 is
port ( DATA_IN
in std_logic vector(7 downto 0) ;-- Data to compare or to write
ADDR in std logic vector(3 downto 0) :- Used by erase/write o
: in std_logic; -- Write Enable during 2 clock cycles
the CAMs' top level $\quad$ : in std logic; -- if 'I' DATA_IN is WRITE in the RAM16x1s, generate from
WRITE_ENABLE at the CAMs' top level
CLK
MATCH_ENABLE : in std_logic,
gic; - - Synchronous reset $=>$ MATCH $=$ " $00000000000000000 "$ MATCH OUT - out std logic vector( 15 downto 0 ));
end component CAM RAMB4;
signal match out0, match out1, match out2, match out3, match out4, match_out5, match_out6, match out7: std logic vector( 15 downto 0 ); begin
camtry0: CAM_RAMB4 port map(DATA_IN=>tag_in(63 downto 56 ), ADDR $=>A D D R$, WRITE ENABLE=>WRITE_ENABLE, ERASE_WRITE=>ERASE_WRITE,
WRITE RAM $\Rightarrow>$ WRITE RAM, CLK $=>$ CLK, MATCH_ENABLE $=>$ MATCH_ENABLE MATCH_RST $=>$ MATCH_RST, MATCH_OUT $=>$ match_out0);
camtryl. CAM RAMB4 port map(DATA IN=>tag in(55 downto 48), ADDR=>ADDR, WRITE ENABLE $=>$ WRITE_ENABLE, ERASE_WRITE $=>$ ERASE_WRITE, WRITE_ENABLE=>WRITE_ENABLE, ERASE_WRITE=>ERASE,WRITE,
WRITE RAM $=>$ WRITE RAM, CLK $\Rightarrow$ CLK, MATCH ENABLE $=>$ MATCH_ENABLE, MATCH RST $=>$ MATCH_RST, MATCH_OUT $=>$ match_outl);
camtry2: CAM_RAMB4 port map(DATA_IN $=>$ tag_ in(47 downto 40), ADDR WRITE_ENABLE=>WRITE_ENABLE, ERASE_WRITE=>ERASE_WRITE, WRITE RAM $=>$ WRITE_RAM, CLK $=>$ CLK, MATCH_ENABLE= $=$ MATCH ENABLE, MATCH RST $=>$ MATCH RST, MATCH OUT $=>$ match out 2 )
ntry. CAM PAMB4 port map(DATA IN=>tag in(39 downto 32), ADDR=>ADDR, amtrys: CAM-RAMB4 PITE ENABLE ERASE WRITE=>ERASE WRITE, WRITE_ENABLE=>WRITE_ENABLE, ERASE WRITE=-ERASE_WRIE,
WRITE RAM $=>$ WRITE RAM, CLK $=>$ CLK, MATCH_ENABLE $=>$ MATCH_ENABLE, MATCH $\overline{\text { R }}$ RST $=>$ MATCH_RST, MATCH_OUT $=>$ match_out3);
amtry4: CAM_RAMB4 port map(DATA_IN=>tag_in(31 downto 24), ADDR $=>$ ADDR WRITE ENABLE=>WRITE_ENABLE, ERASE_WRITE=>ERASE_WRITE, WRITE RAM $\Rightarrow$ WRITE RAM, CLE $\Rightarrow$ CLK MĀTCH ENABLE $\Rightarrow>$ MATCH ENABLE, MATCH RST $=>$ MATCH RST, MATCH OUT $=>$ match_out4);
amtry5: CAM RAMB4 port map(DATA IN=>tag in(23 downto 16), ADDR=>AD WRITE ENABLE=>WRITE ENABLE, ĒRASE_WRITE=>ERASE_WRITE, WRITE_RAM $\Rightarrow>$ WRITE RAM, CLK $=>$ CLK, MĀTCH_ENABLE $=>$ MATCH_ENABLE, MATCH_RST $=>$ MATCH_RST, MATCH_OUT $=>$ match_out5);
amtry6: CAM_RAMB4 port map(DATA_IN=>tag_in(15 downto 8), ADDR $=>$ ADDR, WRITE_ENABLE $=>$ WRITE_ENABLE, ERASE_WRITE=>ERASE_WRITE, WRITE-PAM $\Rightarrow>$ WRITE RAM, CLK $=>$ CLK, MATCH ENABLE $=>$ MATCH ENABLE, MATCH_RST $=>$ MATCH RST, MATCH_OUT $=>$ match_out6);
camtry7: CAM_RAMB4 port map(DATA_IN=>tag_in(7 downto 0), ADDR $=>$ ADDR WRITE ENABLE=>WRITE_ENABLE, ERASE_WRITE=>ERASE_WRITE WRITE RAM $=>$ WRITE RAM, CLK $=>$ CLK, MĀTCH_ENABLE=>MATCH_ENABLE, MATCH_RST $\Rightarrow>$ MATCH_RST, MATCH_OUT $=>$ match_ _out7);
MATCH < = match _out0 and match_out1 and match_out2 and match_out3 and match_out4 and Match out 5 and match out 6 and match out 7 ;
match_outs and match_out end architecture camtryl beh;
-- Individual CAM module
library IEEE;
use IEEE.std_logic_1164.all;
entity CAM_RAMB4 is
port( DATA_IN in std logic vector(7 downto 0) ;-- Data to compare or to write $\mathrm{ADDR}^{-}$ in sta_logic_vector(7 downto 0) ;-in

WRITE_ENABLE : in std_logic; -- Write Enable during 2 clock cycles
ERASE WRITE : in std logic; -- if '0' ERASE else WRITE, generate from WRITE_ENABLE at the CAMs' top level

WRITE_RAM : in std_logic; -- if 'l' DATA_IN is WRITE in the RAM16x1s, generate from WRITE ENABLE at the CAMs' top leve

CLK : in std_logic;
MATCH_ENABLE : in std_logic;
; -- Synchrous reset $=$ MATCH $=$ "00000000000000000 MATCH OUT : out std logic vector $(15$ downto 0 )); end CAM RAMB4
architecture CAM_RAMB4_arch of CAM_RAMB4 is
-- Components Declarations:
component INIT_8_RAM16x1s
port( DATA_IN : in std_logic_vector(7 downto 0)
$\begin{array}{ll}\text { ADDR } & : \text { in std logic_vector(7 downto 0); } \\ \text { in std logic vector( } 3 \text { downto } 0 \text { ); }\end{array}$
WRITE RAM : in std_logic;
CLK : in std logic;
DATA_WRITE : out std logic vector(7 downto 0));
component INIT_RAMB4_S1_SI
port( DIA ${ }^{-}$: in std_logic
ENA : in std_logic
ENB : in std_logic
RSTB : in std_logic
RSLB : in std logic
ADDRA $\quad$ in std_logic_vector ( 11 downto 0 );
ADDRB : in std_logic_vector (7 downto 0);
DOB : out std_logic_vector (15 downto 0));
end component;

- Signal Declarations:
gnal DATA WRITE : std logic vector(7 downto 0 ): ISDR WRITE: std_logic vector( 11 downto 0 );
ignal B MATCH RST: std logic; -- inverter MATCH_RST active high
begin
B_MATCH_RST < = not MATCH_RST;
-- SelectRAM instantiation $=8 \times$ RAM1 $6 \times 1$ s 1
RAM ERASE: INIT 8 RAM16x1s

> port map ( DATA_N $\Rightarrow$ DAT ADDR $=>$ ADDR,

WRITE_RAM => WRITE_RAM
CLK $=>$ CLK,
DATA_WRITE $\Rightarrow$ DATA_WRITE
);

- Select the write data for addressing

ADDR WRITE( 3 downto 0) <= ADDR(3 downto 0);
ADDR $\operatorname{WRITE}(11$ downto 4$)<=$ DATA_WRITE( 7 downto 0 );
-- Select BlockRAM RAMB4 S1 S16 instantiation RAMB4 : INIT RAMB4 S1-S16

$$
\begin{aligned}
& \text { DIA } \Rightarrow \text { ERASE_WRITE, } \\
& \text { ENA } \Rightarrow \text { WRITE ENABLE, } \\
& \text { ENB } \Rightarrow \text { MATCH_ENABLE, }
\end{aligned}
$$

$$
\begin{aligned}
& \text { ENB }=>\text { MARATE ENABLE, } \\
& \text { WEA } \Rightarrow \text { WRITE ENABLE, }
\end{aligned}
$$

$$
\text { RSTB } \Rightarrow>\text { B_MATCH_RST, }
$$

$$
\text { ADDRA } \Rightarrow \text { ADDR_WRITE( } 11 \text { downto } 0 \text { ) }
$$

$$
\text { ADDRB } \Rightarrow>\text { DATA_IN( } 7 \text { downto } 0 \text { ) }
$$

$$
\text { DOB } \Rightarrow>\text { MATCH_OUT( } 15 \text { downto } 0 \text { ) ); }
$$

end CAM_RAMB4_arch;
Init_RAMB4_S1_S16 module
ibrary IEEE
se IEEE.std logic_1164.all;
ntity INIT RAMB4 S1 S16 is
port (
DNA in std_logic
ENA : in std-ogic;
WEA : in std_logic
WEA $:$ in std_logic
RSTB $:$ in std logic
CLK : in std logic; -- Same clock on ports A \& B
ADDRA : in std logic vector (11 downto 0 );
in std logic_vector (7 downto 0);
DOB : out std_logic_vector ( 15 downto 0 )
nd INIT_RAMB4_S1_S16
rchitecture INIT RAMB4 S1_S16 arch of INIT RAMB4 S1 S16 is component RAMB4 S1 Sí
pragma synthesis_off
eneric
INIT 00 : bit vector $(255$ downto 0$):=$
X" 0000000000000000000000000000000000 X 0000000000000000000000000000000
INIT_02 : bit_vector(255 downto 0) :=
0000000000000000000000000000000000000000000000000000000000000000 "; INIT_03 : bit_vector ( 255 downto 0 ) :=
X" 0000000000000000000000000000000000000000000000000000000000000000 "; INIT 04 : bit vector $(255$ downto 0$):=$
INIT_05 : bit_vector(255 downto 0) :=
X"000000000000000000000000000000: INIT_06 : bit_vector(255 downto 0) :=
, INIT_07 : bit_vector ( 255 downto 0) :=
( INIT 08 : bit vector $(255$ downto 0$)$ :=
" INIT_OC : bit_vector( 255 downto 0 ) :=
X"0000000000000000000000000000000000000000000000000000000000000000"; INIT_0D : bit vector(255 downto 0$):=$

00000000000000000000000000000000"; INIT_OE: bit_vector $(255$ downto 0$):=$
X $000000000000000000000000000000000000000000000000000000000000000^{\prime \prime}$ INIT_0F : bit_vector(255 downto 0) :=
X $0000000000000000000000000000000000000000000000000000000000000000^{\prime \prime}$ );
-- pragma synthesis_on
port (
DIA : in std logic vector( 0 downto 0 );
DIB : in std_logic_vector ( 15 downto 0 );
ENA : in std_logic;
ENB : in std_logic
WEA : in std_logic;
WEB : in std_logic
RSTA : in std logic;
RSTB : in std_logic
CLKA : in std logic
CLKB : in std_logic;
ADDRA $\quad$ in std_logic_vector (11 downto 0 );
$\begin{array}{ll}\text { ADDRA } & \text { in std_logic_vector (1 } \\ \text { ADDRB } & \text { in std_logic_vector ( } 7 \text { downto } 0 \text { ) }\end{array}$
DOA : out std_logic_vector ( 0 downto 0 ),
DOB : out std_logic_vector ( 15 downto 0
end component;
attribute INIT_00: string; attribute INIT_01: string; attribute INIT-02: string attribute INIT $^{-} 02$ : stribute 0 : string atribute INIT- 04 : string attribute INIT_05: string attribute INIT_06: string attribute INIT-07: string attribute INIT-08: string attribute INIT_09: string; attribute INIT_0A: string; attribute INI-0B: string,
attribute INTT 0 : string; attribute INII-0C: string;
attribute INIT 0D: string; attribute INIT-0E: string; attribute INIT_0F: string;
attribute INIT_00 of RAMB4: label is
 attribute INIT 01 of RAMB4: label is
" 0000000000000000000000000000000000000000000000000000000000000000 "; atribute INIT 06 of RAMB4: label is
tribute INTT 07000000000000000 " 0000000000000000000000000000000000000000000000000000000000000000 "; attribute INIT_08 of RAMB4: label is
" $0000000000000000000000000000000000000000000000000000000000000000 " ;$ attribute INIT_09 of RAMB4: label is
 attribute INIT 0A of RAMB4: label is
" $00000000000000000000000000000000000000000000000000000000000000000 " ;$ attribute INIT_0B of RAMB4: label is
" 0000000000000000000000000000000000000000000000000000000000000000 "; attribute INIT_0C of RAMB4: label is
"000000000000000000000000000000
, tribute INIT OE of RAMB4: label is
 dibute INT OF of RAMB4: label is
000000000000000000000000000000000000000000000000000000000000000";

Signal Declarations:
ignal DIA_TMP : std_logic_vector(0 downto 0); ignal BUS16_GND : std_logic_vector( 15 downto 0 )
signal GND : std_logic;
begin
BUS 16 GND $<=\left(\right.$ others $\left.=>^{\prime} 0^{\prime}\right)$;
DIA_TMP $(0)<=$ DIA;

- Select BlockRAM RAMB4_S1_S16 instantiation RAMB4 : RAMB4_S1_S16
port map (
DIA $\Rightarrow$ DIA TMP
IB $=>$ BUS16_GND,
ENA $\Rightarrow$ ENA,
ENB $\Rightarrow>$ ENB,
WEA $\Rightarrow$ WEA,
WEB $\Rightarrow>$ GND,
RSTA $\Rightarrow$ GND,
RSTB $\Rightarrow$ RSTB,
CLKA $\Rightarrow$ CLK,
CLKB $\Rightarrow$ CLK,
ADDRA
ADDRB $=>$ ADDRB
DOA =>

DOB $=$ D
end INIT_RAMB4_S1_S16 arch;
-- Init_8_RAM16x1s module
library IEEE;
library IEEE;
use IEEE.std logic 1164.all;
entity INIT 8 RAM16x1s is
port (
DATA_IN : in std_logic_vector(7 downto 0)
ADDR in std in std_logic; in std_logic;
out std_logic vector(7 downto 0$)$
CLK
end INIT
architecture INIT 8 RAM16x1s_arch of INIT_8_RAM16x1s is
component RAM16x1s
generic
INIT : bit_vector $(15$ downto 0$):=\mathrm{X} " 0000$ "
,
pragma synthesis on
port (
WE in std logic
WCLK : in std logic; -- inverted Clock
D : in std logic
A0 : in std_logic;
A1 : in std_logic;
A2 : in std logic
${ }_{\mathrm{O}}^{\mathrm{A} 3}$ : in std_logic;
);
attribute INIT: string
attribute INIT of RAM_ERASE_0: label is " 0000 " trribute INIT of RAM_ERASE_1: label is " 0000 " attribute INIT of RAM_ERASE-2: label is "0000"; attribute INIT of RAM_ERASE 3: label is "0000"; attribute INIT of RAM_ERASE_4: label is "0000 attribute INIT of RAM_ERASE_5: label is "000 ttribute INIT of RAMERASE-6: label is "000"; tribut INIT of RAM ERASE 7: label is "0000"
begin

- SelectRAM instantiation $=8 \times$ RAM16 $\times 1 \mathrm{~s}$ RAM_ERASE_0: RAM16x1s_
port map (
WE $\Rightarrow$ WRITE_RAM,
WCLK $\Rightarrow$ CLK,
$\mathrm{A} 0 \Rightarrow \operatorname{ADDR}(0)$,
$\mathrm{Al}=>\operatorname{ADDR}(1)$,
$\mathrm{A} 2 \Rightarrow \operatorname{ADDR}(2)$,
$\mathrm{O} \Rightarrow$ DATA_WRITE $(0)$
);
RAM_ERASE_1:RAM16x1s_1 port map (
WE $=>$ WRITE_RAM,
WCLK $\Rightarrow$ CLK,
WCLK $\Rightarrow$ CLK,
$\mathrm{D} \Rightarrow \operatorname{DATA} \overline{\mathrm{I}}(1)$,
A $1=\operatorname{ADDR}(1)$,
$\mathrm{A} 2 \Rightarrow \operatorname{ADDR}(2)$,
$\mathrm{A} 3 \Rightarrow \operatorname{ADDR}(3)$,
$0 \Rightarrow$ DATA_WRITE(1)
);
RAM ERASE 2 : RAM16x1s_ 1 port map (
WE $\Rightarrow>$ WRITE_RAM, WCLK $\Rightarrow$ CLK,
D $\Rightarrow$ DATA_IN(2),
$\mathrm{A} 0 \Rightarrow \operatorname{ADD} \overline{\mathrm{R}}(0)$,
A $1 \Rightarrow$ ADDR $(1)$
$\mathrm{A} 1 \Rightarrow$ ADDR
$\mathrm{A} 2 \Rightarrow$ ADDR $(2)$,
A3
$\mathrm{O} \Rightarrow$ ADDR (3)
DRITE
);
RAM_ERASE_3:
port map (
WE $\Rightarrow>$ WRITE_RAM
WCLK $=>$ CLK,
$\mathrm{D} \Rightarrow$ DATA_IN(3),
$\mathrm{A} 0 \Rightarrow \operatorname{ADD} \overline{\mathrm{R}}(0)$,
$\mathrm{Al} \Rightarrow \operatorname{ADDR}(1)$,
$\begin{aligned} \text { A } 2 & \Rightarrow \operatorname{ADDR}(2), \\ \text { A3 } & \Rightarrow \operatorname{ADDR}(3),\end{aligned}$
$\mathrm{O}=$ DATA_WRITE(3)
);
RAM_ERASE_4:RAM16x1s_1 port map (
WE $\Rightarrow$ WRITE RAM,
WCLK $\Rightarrow$ CLK,
$\mathrm{D} \Rightarrow>$ DATA_IN(4),
$\mathrm{A} 0 \Rightarrow \operatorname{ADD} \overline{\mathrm{R}}(0)$,
$\mathrm{Al}=>\operatorname{ADDR}(1)$,
A2 $\Rightarrow$ ADDR(2),
A3 $=$ ADDR(3),
$\mathrm{O} \Rightarrow$ DATA_WRITE (4)
);
RAM ERASE 5: RAM16x1s_1
port map (

WE $=>$ WRITE_RAM,
WCLK $\Rightarrow$ CLK,
$\mathrm{D} \Rightarrow>\operatorname{DATA} \operatorname{IN}(5)$
$\mathrm{A} 0 \Rightarrow \operatorname{ADD} \overline{\mathrm{R}}(0)$
$\mathrm{A} 0 \Rightarrow \operatorname{ADDR}(0)$,
$\mathrm{Al} \Rightarrow \operatorname{ADDR}(1)$,
$\mathrm{A} 2 \Rightarrow \operatorname{ADDR}(2)$
$\mathrm{A} 3=\operatorname{ADDR}(3)$,
) O ; ${ }^{\text {D DATA_WRITE(5) }}$
RAM_ERASE_6:RAM16x1s_1
WE $\Rightarrow>$ WRITE_RAM
WCLK $\Rightarrow$ CLK,
D $\Rightarrow>$ DATA_IN $(6)$,
$\mathrm{A} 0 \Rightarrow \operatorname{ADDR}(0)$
$\mathrm{A} 1=>\operatorname{ADDR}(1)$
$\mathrm{A} 2 \Rightarrow \operatorname{ADDR}(2)$,
$\mathrm{A} 2 \Rightarrow \operatorname{ADDR}(2)$,
$\mathrm{A} 3 \Rightarrow \operatorname{ADDR}(3)$
O $\Rightarrow$ DATA_WRITE(6)
);
RAM_ERASE_7: RAM16x1s_1 port map
WE $\Rightarrow$ WRITE_RAM
WCLK => CLK,
D $\Rightarrow$ DATA_IN(7)
$\mathrm{A} 0=\mathrm{ADDR}(0)$,
$\mathrm{Al} \Rightarrow \operatorname{ADDR}(1)$,
A2 $\Rightarrow \operatorname{ADDR}(2)$,
$\mathrm{A} 3 \Rightarrow \operatorname{ADDR}(3)$,
$\mathrm{O}=>$ DATA_WRITE(7)
);
end INIT 8 RAM16x1s arch
-- 32 to 5 encoder
brary IEEE;
use IEEE.std_logic_1164.all;
entity ENCODE_4_LSB is
port (
BINARY ADDR : in std logic vector(31 downto 0);
MATCH-ADDR out std logic vector(4 downto 0 ); -- Match address found MATCH-OK out std logic -- ' 1' if MATCH found
end entity ENCODE 4 LSB;
architecture ENCODE _4_LSB_arch of ENCODE_4_LSB is
begin
GENERATE_ADDRESS : process (BINARY_ADDR)
begin
case BINARY_ADDR(31 downto 0 ) is
RY "000000000000000000000000000001" $=>$ MATCH ADDR $<=" 00000 "$ hen "00000000000000000000000000000010" $\Rightarrow>$ MATCH ADDR $<=$ " 00001 " hen " 00000000000000000000000000000100 " $=>$ MATCH_ADDR $<=" 00010 "$ when " 000000000000000000000000000001000 " $=>$ MATCH_ADDR < = "00011"; when " 00000000000000000000000001000000 " $=>$ MATCH_ADDR < = "00110"; when " 00000000000000000000000010000000 " $\Rightarrow$ MATCH_ADDR $<=$ "00111"; when " 000000000000000000000000100000000 " $\Rightarrow$ MATCH_ADDR $<=$ " 01000 " when "00000000000000000000001000000000" $\Rightarrow$ MATCH_ADDR $<=" 01001 "$ when "000000000000000000000010000000000"=>MATCH_ADDR <="01010"; when " 000000000000000000000100000000000 " $\Rightarrow$ MATCH_ADDR < = " 01011 " when " 00000000000000000001000000000000 " $>$ MATCH_ADDR <=
when " 000000000000000001000000000000 " $=>$ MATCH_ADDR $<=" 1101 "$ when "00000000000000000010000000000000" when " 000000000000000100000000000 MATCH_ADDR $<=$ " 01110 " when "0000000000000000001000000000000000" $\Rightarrow>$ MATCH_ADDR $<=$ " 01111 " when " 00000000000000010000000000000000 " $=>$ MATCH_ADDR < = " 10000 " when " 00000000000000100000000000000000 " $\Rightarrow$ MATCH_ADDR < $=$ " 10001 " when " 000000000000001000000000000000000 " $\Rightarrow$ MATCH_ADDR < = " 10010 " when " 000000000010000000000000000000 " $=>$ MATCH-ADDR $<=$ " 10011 " when " 000000000000100000000000000000000 " $\Rightarrow>$ MATCH ADDR $<=$ = 10100 " when " 000000000001000000000000000000000 " $=>$ MATCH ADDR $<=" 10101$ "; when " 0000000000010000000000000000000000 " $=>$ MATCH_ADDR $<=$ " 10110 " when " 000000000100000000000000000000000 " $=>$ MATCH_ADDR < $=$ " 10111 " when " 000000001000000000000000000000000 " $\Rightarrow$ MATCH_ADDR $<=" 11000 "$ when " $00000010000000000000000000000000 "=>$ MATCH_ADDR $<=" 11001 "$ when " 000000100000000000000000000000000 " $\Rightarrow>$ MATCH_ADDR $<=" 11010$ when " $000010000000000000000000000000000 \mathrm{l}=>$ MATCH ADDR $<=" 11011$ when "00010000000000000000000000000000" => MATCH-ADDR <="11100 when " 01000000000000000000000000000000 " $=>$ MATCH_ADDR $<=$ " $11110^{\prime \prime}$ when " 10000000000000000000000000000000 " $=>$ MATCH_ADDR < $=$ " 11111 " when others =>

MATCH_ADDR $<=($ others $=>$ ' X ');
end case;
nd process GENERATE ADDRESS;
Generate the match signal if one or more matche(s) is/are found GENERATE MATCH : process (BINARY ADDR)
if (BIN
ARY_ADDR $=" 00000$
MATCH OK $<={ }^{\circ} 0^{\prime}$;
else
MATCH_OK <= 'I';
end if;
end process GENERATE MATCH;
end architecture ENCODE 4 LSB arch
--First Stage Latch of Pipeline ESS
library IEEE;
use IEEE.std_logic_1164.all;
entity FSL is
port(clk: in std_logic
putout, getout, matchout: out std logic

FSL_Process1: process(clk, putin, getin) i
begin
if (risin
if (rising edge(clk)) then
psig <= putin;
gsig $<=$
end if;
end process FSL_Process 1;
FSL_Process2: process(clk, psig, gsig, matchin, match_inaddr) is
begin
(falling edge(clk)) then
putout < = psig;
getout $<=$ gsig;
match_outaddr <= match_inaddr;
end if;
end process FSL_Process2;
end architecture $\bar{F}$ SL_beh;
-Second Stage Pipeline ESS
ibrary IEEE;
entity Second_Stage is
port(clk, clock, get, put, empin_fmTS, lexpd_fmTS, put_fmTS, matchin_fmTS: in std_logic; matchin_fmFS: in std_logic,
mataddr_fmFS: in std_logic_ vector(4 downto 0);
matchout_sec, putout_sec, getout_sec: out std_- ${ }^{\text {ogic }}$,
emptysig_out_sec, 1
end entity Second Stage;
architecture Second_Stage_beh of Second_Stage is
--Components
component SSPE is
port(clk, clock, get, put, empin fmTS, lexpd fmTS, put fmTS, matchin_fmTS: in std_logic;
matchin_fmFS: in std_logic;
enpty_out, life_expd_out, GF, PF: out std_logic)
end component SSPE;
component SSL is
port(clk: in std_logic,
matchin_sec, putin_sec, getin sec: in std logic; emptysig_in, life_expd_in, GF_in, PF_in: in std- - og nux inaddr_sec: in std logic_vector(4 downto 0 , matchout sec, putout_sec, getout_sec: out std_logic,

## --signals

signal muxoutsig: std_logic_vector(4 downto 0);
signal emptyoutsig, lifeexpdsig, GF_sig, PF_sig: std_logic;
begin
SSPE_comp: SSPE port map(clk=>clk, clock=>clock, get=>get, put=>put, empin_fmTS=>empin_fmTS, lexpd fmTS $=>$ lexpd fmTS, put fmTS=>put_fmTS, matchin_fmTS $=>$ matchin_fmTS,
matchin_fmFS $=>$ matchin_fmFS, mataddr_fmFS $=>$ mataddr_fmFS, mux_addrout $=>$ muxoutsig, empty_out $=>$ emptyoutsig, life_expd_out $=>$ lifeexpdsig, $\mathrm{GF}=>\mathrm{GF}$ _sig, $\mathrm{PF}=>\mathrm{PF}$ _sig);
SSL_comp: SSL port map(clk $=>$ clk, matchin_sec $=>$ matchin_fmFS, putin_sec $=>$ put, getin_sec $=>$ get,

mux_inaddr_sec $=>$ muxoutsig, matchout_sec $=>$ matchout_sec, putout_sec $=>$ putout_sec,
GF out $=>$ GF out, $\overline{\text { PF }}$ _out $=>P F$ _out, mux_outaddr_sec $=>$ mux_outaddr_sec $)$;
end architecture Second_Stage_beh;
--Individual Components
Second Stage of Pipeline ESS
library IEEE;
se IEEE.std logic_1164.all;
entity SSPE is
port(clk, clock, get, put, empin
matchin_mFS: in std_logic,
mataddr_fmFS: in std_logic_vector(4 downo );
empty out, life expd out, GF, PF: out std logic);
end entity SSPE;
architecture SSPE_beh of SSPE is
--components
-empty ram empram0 is
port(addr: in std logic_vector(4 downto 0 )
data_in_emp 0 : in std_logic;
data_out_emp0: out std logic,
emp_loc_ould logic vector $(31$ downto 0 );
clk: in std_logic;
we_emp0: in std_logic);
end component
component empcount is
port(emptysig: in std_logic_vector(31 downto 0);
chk_empty: out std_logic)
end component empcount;
--mux address
port (al: in STD LOGIC VECTOR (4 downto 0);
bl: in STD LOGIC VECTOR (4 downto 0);
s1: in STD_LOGIC;
y1: out STD LOGIC_VECTOR ( 4 downto 0 ) );
end component mux 1;
--exp. time ram
component exptime_ram is
port(clk, we, en, rst: in std_logic,
addr: in std_logic_vector(4 downto 0)
dout: out std logic vector( 7 downto 0
end component exptime_ram;
--exp. time calc
component exp_calc is
texptime in: in std logic vector( 7 downto 0 ); -- originally it has to be 10 bits bot now for checking 8 bits
clock, chklife: in std_logic;
ife_expd: out std_logic;
gic vector(7 downto 0)); end component exp calc;
gnal int mux addr, empty_addr: std_logic_vector(4 downto 0)
gnal empout ins.sdoge_vector(3l downo 0
ignal expdatain, expdataout: std_logic_vector(7 downto 0 )
gnal empsig, data outsig, we exp sig, we emp sig, life expd sig, ensig, rstsig, chksig: std_logic; begin
nux_addrout <= int_mux_addr
mpty_out <= empsig;
life expd out <= life_expd_si
$\mathrm{GF}<=((($ not $($ matchin_fmFs $))$ and get $)$ or (matchin_fmFS and life expd sig and get) $)$;
$\mathrm{PF}<=($ (not(matchin_fmFS)) and (not(empsig)) and put);
we_exp_sig < $=($ (put_fmTS and (not(matchin fmTS)) and empin_fmTS) or (put fmTS and matchin fmTS and lexpd_fmTS) );
we_emp_sig < $<(($ put fmTS and matchin fmTS $)$ or (put fmTS and (not(matchin_fmTS)) and mpin_fmTS)
rstsig <= ' 0 ';
chksig <= matchin_fmFS;
mpram comp: empram 0 port map(addr $=>$ int mux addr, data in emp $0=>$ empin fmTS data out emp $0=>$ data_outsig, emp_loc addr=>empty addr, empout $=>$ empout_full, clk $=>$ clk we_emp $0=>$ we_emp_sig);
empent comp: empcount port map(emptysig=>empout_full, chk_empty=>empsig);
addrmux comp: mux1 port map(al=>empty_addr, $\mathrm{bl}=>$ mataddr_fmFS, $\mathrm{sl}=>$ matchin_fmFS, yl=>int_mux_addr);
expram comp: exptime ram port map(clk $=>\mathrm{clk}$, we=>we exp sig, en=>ensig, rst=>rstsig, addr=>int_mux_addr, din=>expdatain, dout=>expdataout)
xpcalc_comp: exp calc port map(exptime in=>expdataout, clock=>clock, chklife=>chksig, life expd $\gg$ life expd sig, exptime out=>expdatain);
end architecture SSPE beh;
library IEEE;
use IEEE.std_logic_1164.all;
entity exptime ram is
port(clk, we, en, rst: in std_logic;
addr: in std logic vector ( 4 downto 0 )
in: in std_logic vector( 7 downto 0 )
dout: out std_logic_vector(7 downto 0));
ity exptime_ram;
architecture behaviour of exptime_ram is
component RAMB4_S8
ort(ADDR: in std logic vector( 8 downto 0 ); CLK: in std_logic;
I: in std logic vector(7 downto 0);
DO: out std logic_vector(7 downto 0)
EN, RST, WE: in std_logic)
end component RAMB4_S8;
gnal msbaddr: std_logic_vector(3 downto 0) gnal addr_expram: std_logic_vector(8 downto 0) begin
msbaddr <= "0000";
ddr expram <= msbaddr \& addr
am0: RAMB4_S8 port map(ADDR $=>$ addr_expram, CLK $=>$ clk, $\mathrm{DI}=>$ din, $\mathrm{DO}=>$ dout, $\mathrm{EN}=>\mathrm{en}$, RST $=>$ rst, WE $=>$ we);
end architecture behaviour

- EXPIRATION TIME CALCULATION MODULE
library IEEE;
use IEEE std logic 1164.all;
use IEEE std logic arith.all;
use IEEE.std_logic_unsigned.all;
rexp_cale ( 7 downto 0 ); -- originally it has to be 10 bits bot now for checking 8
bits
clock, chklife: in std logic
life expd: out std lo
exptime out: out std logic vector( 7 downto 0 ))
end entity exp_calc;
architecture expcalc_beh of exp_calc is
signal gcrsig: std_logic_vector( $\overline{7}$ downto 0 );
begin
expcalcprocess:process(gcrsig, exptime_in, chklife) is begin
(gcrsig <= exptime in) then
life expd <= ' 0 '; -- life time is not expired
else
life expd <= ' 1 '; -- life time expired
end if;
else
life
end if;
gcrprocess:process(clock, gcrsig) is
gcrprocess:process(clock, gcrsig) is
variable tau: std logic vector(7 downto 0 );
begin "00001111";
exptime out $<=$ gcrsig + tau; ;- new life time if (rising_edge(clock)) then
gcrsig $<=$ gcrsig +1 ,
end if;
end process gcrprocess;
end architecture expcalc beh;
EMPTY RAM Module
library IEEE;
se IEEE.std_logic_1164.al
se IEEE.std_logic_arith.all
use IEEE.std logic unsigned.all;
entity empram0 is
ort(addr: in std logic_vecto
ata_ in_emp0: in sd_logic;
data_out_emp0: out std_logic,
empout: out std_logic_vector(31 downto 0)
clk: in std_logic;
we_emp0: in std_logic)
end entity empram 0 ;
architecture behavioural of empram0 is
-- function for getting integer
function getint(signal data: std_logic_vector) return integer is variable count: integer range 0 to 32 ;
begin
for $i$ in data'range loop
if(data(i) $=$ ' 0 ') then
count $:=1$,
end if;
end loop
return (count)
end function getint;
type mem_array is array $(0$ to 31$)$ of std_logic, signal emptyout: std_logic_vector(31 downto 0) signal empty_mem :mem_array
ignal address: integer
ignal emploc: integer range 0 to 32 .
begin


## address $<=$ conv integer(add)

emploc <= getint(emptyout);
emp loc addr $<=$ conv std logic vector(emploc, 5);
mem process.process(clk, addr, we emp0, data in emp0, empty mem, emptyout) is
begin
if (rising edge(clk)) then
f (we_emp0 $=$ ' 1 ') then
else
-
end
end if;
or i in 31 downto 0 loop
nd loop
empout < = emptyout;
d process mem_proce
end architecture behavioural

- Count the number for zeros for empty location
ibrary IEEE
use IEEE.std_logic_1164.all,
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
ntity empcount is
port(emptysig: in std_logic vector(31 downto 0);
empty: out std_ logic);
end entity empcount;
architecture empcnt_beh of empcount is
signal c: std_logic;
begin
process(emptysig, c) is
begin
$\mathrm{c}<=(($ emptysig(31) and emptysig(30) and emptysig(29) and emptysig(28)) and (emptysig(27) and emptysig(26) and emptysig(25) and emptysig(24)) and (emptysig(23) and emptysig(22) and empty emptysig(26) and emptysig(25) and emptysig(20)) and (emptysig(19) and emptysig(18) and emptysig(17) and emptysig(16)) and (emptysig(15) and emptysig(14) and emptysig(13) and emptysig(12)) and (emptysig(11) and emptysig(10) (emptysig(5) and (emptysig(7) and emptysig(6) and emptysig(5) and emptysig(4)) and and emptysig(9) and emptysig(8)) and (emptysig (7) amptysig(0)));
chk_empty < = not (c);
end process;
end architecture empent beh;
--MUX for address
library IEEE;
use IEEE.std_logic_1164.all;


## entity mux1 is

. in STD LOGIC VECTOR (4 downto 0); end entity mux 1 ;
architecture mux_arch1 of mux1 is
begin
process (a1, b1, s1)
begin
when ' 0 ' $\Rightarrow \mathrm{y} \mathrm{y}<=\mathrm{al}$;
when ${ }^{\prime} \Rightarrow \mathrm{yl}<=\mathrm{al}$;
when $\mathrm{I}^{\prime}=>\mathrm{yl}<=\mathrm{bl}$;
when others $\Rightarrow>\mathrm{y} 1<=($ others $=>~ ' 0 ') ;$
end case;
end proces
end process;
end mux arch1;
--Second Stage Latch of Pipeline ESS
library IEEE;
use IEEE.std_logic_1164.all;

## entity SSL is

port(clk: in std_logic;
matchin_sec, putin sec, getin sec: in std logic
emptysig_in, life_expd_in, $G \bar{F} \_i n, P F_{-}$in: in std_logic;
mux_inaddr_sec: in std_logic_vector $(\overline{4}$ downto $\overline{0})$;
emptysig_out_sec, life_expd_out_sec, GF_out, PF_out: out std_logic
emptysig_out_sec,
mux outaddr_sec: out std_logic_vector $(4$ downto $\overline{0})$ );
end entity SSL;
architecture SSL beh of SSL is 12 sig, GF2sig, PF2sig: std logic
ignal m2sig, p2sig, g2sig, e2sig, 12 sig, GF2sig, P
ignal maddr2 sig: std logic vector(4 downto 0);
begin
SSL Processl: process(clk, matchin sec, putin_sec, getin_sec, emptysig_in, life_expd_in, GF_in, PF_in, mux inaddr sec) is
muxin
if (rising_edge(clk)) the
m 2 sig $<=$ matchin_sec;
p2sig $<=$ putin_sec;
g2sig <= getin_sec;
e2sig $<=$ emptysig_in;
--12 sig $<=$ life expd
GF2sig $<=\mathrm{GF}$ in
PF2sig $<=\mathrm{PF}$ in;
maddr2_sig <= mux_inaddr_sec
end if;
end process SSL_Process 1
SSL_Process2: process(clk, m2sig, p2sig, g2sig, e2sig, life_expd_in, GF2sig, PF2sig, maddr2_sig) is begin
(alling edge(clk)) then
matchout_sec $<=$ m2sig
putout_sec $<=$ p 2 sig
getout_sec $<=$ g2sig;
emptysig out sec $<=$ e2sig;
life_expd_out_sec <= life_expd_in
GF_out <= GF2sig;
PF_out $<=$ PF2sig;
mux_outaddr sec $<=$ maddr2 sig;
end if;
process SSL Process 2
end architecture $\overline{\text { SSL }}$ beh
-Third Stage of Pipeline ESS
library IEEE;
se IEEE.std_logic_1164.all;
entity TSPE is
port(clk, get, put: in std logic;
GF fmsec, PF fmsec, empty fmsec, lifeex
muxaddr finsec: in std logic vector(4 downto 0 )
GFOUT, PFOUT, ESSFULL, le: out std_logic;
OUTVALUE: out std_logic_vector( 63 downto 0 ))
end entity TSPE;
architecture TSPE beh of TSPE is
-components
ompent ram val is
port(clk, we_val, en, rst: in std_logic;
addr: in std logic vector( 4 downto 0 );
data_in_val: in std_logic_vector( 63 downto 0$)$;
data out val: out std logic_vector( $(63$ downto 0$)$ )
end component ram_val;
component mux is
port(a: in STD LOGIC VECTOR ( 63 downto 0 );
b: in STD LOGIC VECTOR ( 63 downto 0);
s: in STD_LOGIC;
y: out STD_L_LOGIC_VECTOR ( 63 downto 0 ) );
end component mux;
--signals
ignal zerosig, muxvalout, OUTsig: std logic vector(63 downto 0 );
signal rst zero en_one, wesig, ggfsig: std_logic;
begin
zerosig < $=($ othe
rst_zero $<=' 0$ ';
en one $<=1$ '
en_one $<=1$, wesig $<=(($ get and match_fmsec and lifeexpd_msempty fmsec $))$
-outputs
GFOUT $<=$ GF fmsec;
PFOUT $<=\mathrm{PF}$ fmsec;
uxval comp: mux port map( $\mathrm{a}=>$ value in, $\mathrm{b}=>$ zerosig, $\mathrm{s}=>$ GF_fmsec, $\mathrm{y}=>$ muxvalout); muxout_comp: mux port map( $\mathrm{a}=>$ OUTsig, $\mathrm{b}=>$ zerosig, $\mathrm{s}=>\mathrm{ggfsig}, \mathrm{y}=>$ OUTVALUE); addr $=>$ muxaddr_fmsec, data_in_val=>muxvalout, data_out_val=>OŪTsig);
and architecture TSPE beh;
-Individual Components
For VALUE RAM
library IEEE
use IEEE.std_logic_1164.all
se IEEE.std_logic_arith.all
se IEEE.std_logic_unsigned.all;
entity ram_val is
port(clk, we_val, en, rst: in std_logic;
addr: in std logic vector(4 downto 0 )
data_in_val: in std _logic_vector( 63 downto 0 );
nd entity ram_va
rchitecture ramval behave of ram val is
component valram is
port(clk, we, en, rst: in std_logic;
addr: in std logic vector ( 4 downto 0 );
din: in std_logic_vector( 15 downto 0);
dout: out std_logic_vector(15 downto 0));
begin
valueram0: valrm . downto 0), dout=>data_out_val(15 downto 0));
downto 0 ), dout $=>$ data_out_val( 15 downto 0$)$ );
downto 16), dout=>data out_val(31 downto 16));
valueram2: valram port map(clk $=>$ clk, we $=>$ we
downto 32), dout=>data_out_va(47 downto 32), valueram3: valram port map(clk=>clk, we=>we val
downto 48), dout $=>$ data out val( 63 downto 48 ));
end architecture ramval behave;
-- Value Mem Design using Block RAM library IEEE;
use IEEE.std logic 1164.all;
entity valram is
port(clk, we, en, rst: in std_logic,
addr: in std_logic_vector( 4 downto 0)
din: in std_logic_vector( 15 downto 0);
dout: out std_ logic vector( 15 downto 0 )); end entity valram;
architecture behave_valram of valram is
component RAMB4_S16 is
port(ADDR: in std_logic_vector(7 downto 0);
CLK: in std logic,
DI: in std_logic_vector(15 downto 0);
DO: out std_logic_vector $(15$ downto 0 );
end component RAMB4-S16;
signal msbvaladdr: std_logic_vector(2 downto 0),
signal addr_valram: std_logic_vector(7 downto 0);
begin
msbvaladdr $<=$ " 000 ";
addr valram $<=$ msbvaladdr \& addr;
ram0: RAMB4 S16 port map(ADDR=>addr_valram, CLK=>clk, DI=>din, DO=>dout, EN=>en, RST $=>$ rst, WE=>we);
end architecture behave_valram;
--MUX for VALUE
library IEEE;
use IEEE.std logic 1164.all;
port(a: in STD LOGIC_VECTOR (63 downto 0);
b: in STD_LOGIC_VECTOR (63 downto 0);
: in STD_LOGIC;
y: out STD_LOGIC_VECTOR ( 63 downto 0 ) ): end entity mux;
chitecture mux arch of mux is
begin
begin
if ( $s={ }^{\prime} 0$ ') then
$\mathrm{y}<=\mathrm{a}$;
lse y <
nd if;
nd process;
end architecture mux arch;
brary IEEE
se IEEE.std_logic_1164.all
Ise IEEE.std_logic_arith.all,
.
entity ex3_ex4_reg is
port(clk, EX_Flush_in: in std_logic; ctrlinEX: in std logic vector( 24 downto 0
opinEX: in std_logic_vector(5 downto 0)
WB_in fm_ex: in std_logic_vector(3 downto 0);
RS1_in_fm_ex, RS2_in_fm_ex, RD_in_fm_ex, TR_in_fm_ex, VR_in_fm_ex: in std_logic_vector(4 downto 0 );
aluout fm ex, pktout fm ex, GPR 1in, GPr2in: in std logic vector(63 downto 0 ); braddrout: out std_logic_vector( 15 downto 0 );
ctrloutEX: out std_logic_vector $(24$ downto 0 )
opoutEX: out std_logic_vector(5 downto 0),
aluout to wb, pktout_to wb, GPRlout, GPR2out: out std_logic_vector(63 downto 0),
RS1_out_to_regs, RS2_out_to_regs, RD_out_to_regs, TR_out_to_regs, VR_out_to_regs: out
std_logic_vector( 4 downto 0 )
WB_out_fm_wb: out std_logic_vector(3 downto 0));
end entity ex3_ex4_reg;
architecture ex34 beh of ex 3 ex 4 reg is
signal chkoutalu: std_logic_vector( 63 downto 0 )
begin
ex3process:process(clk, chkoutalu, braddrin, ctrlinEX, opinEX, WB in fm ex, RD_in fm_ex, TR_in_fm_ex, VR_in_fm_ex, aluout_fm_ex, pktout_fm_ex, GPR1in, GPR2 in, EX_Flush_in) is begin
if(falling edge(clk)) then
case EX_Flush_in is
when '0' $=>$
WB out fm wb $<=$ WB in $\_$fm_ex; RD_out_to_regs $<=$ RD_in_fm_ex;
TR_out_to_regs $<=T R \_$in_fm_ex,
$V R$ out to regs $<=V R$ in fm ex
VR_out_to_regs $<=V_{R}$ in_
aluout to $\mathrm{wb}<=$ chkoutalu;
aluout_to_wb $<=$ chkoutalu;
pktout to $\mathrm{wb}<=$ pktout fm ex;
trloutEX $<=$ ctrlinEX
poutEX $<=$ opinEX;
RS2 out to regs $<=$ RS2_in_fm_ex
GPR1 1 out $<=$ GPR 1 in
GPR2out < = GPR2in
braddrout $<=$ braddrin
when ' 1 ' $=>$
WB_out_fm_wb <= (others => ' 0 ');
RD_out_to_regs <=( others $\Rightarrow{ }^{\prime} 0^{\prime}$ );
TR_out_to_regs $<=$ (others $\Rightarrow>^{\prime} 0^{\prime}$ );
R_out_to_regs $<=$ (others => ' 0 ') luout_to_wb <= (others $=>{ }^{\prime} 0$ )
pktout to _wb $<=$ (others $=>$
trloutEX $<=$ (others $=>{ }^{\prime} 0$
poutEX $<=$ (others $=>{ }^{\prime} 0^{\prime}$ ),
RSI_out_to_regs $<=($ others $=>$ ' 0 ');
RS2_out_to_regs $<=\left(\right.$ others $=>{ }^{\prime} 0^{\prime}$ );
GPR1 out $<=$ (others $=>$ ' 0 ')
GPR2out $<=$ (others $=$
end case;
end if;
end process ex3process;
when "010101" =
chkoutalu <= pktout_fm_ex;
when others $=$
chkoutalu $<=$
chkoutalu <= aluout_fm_ex;
end case;
end process chkprocess;
end architecture ex34 beh
5. LTC Stage
-- LTC stage Top
library IEEE;
use IEEE.std_logic_1164.all
entity ex4top is
port(clk: in std_logic;
WBetrlin: in std_logic_vector(3 downto 0);
out fm_alu: in std_logic_vector( 63 downto 0 )
SI PS 2 . RDin fm4, VRDin fm4, TRDin fm 4 : in std logic vector(4 downto 0 );
op_in: in std_logic_vector( 5 downto 0 )
GPRin1, GPRin2, PTin: in std logic_vec
ccr_inp, ccr_ing: in std_logic;
branch: out std_logic,
WBctout: out std_logic_vector(3 downto 0);
WBdataout: out std_logic_vector(63 downto 0);
 end entity ex4top;
architecture ex4top_beh of ex4top is
-components
component ex4stage is
port(op_in: in std_logic_vector(5 downto 0),
RSI in, RS2in, VRin, VSTRD, VSTVRD: in std_logic_vector(4 downto 0); GPRin1, GPRin2, PTin: in std logic_vector( 63 downto 0 );
brtype: in std_logic_vector(2 downto 0 );
ccr inp, ccr ing: in std logic;
branch: out std_logic)
end component ex4stage;
omponent ex4_ex5_reg is
port(clik: in std_logic;
WBetrlin: in std_logic_vector(3 downto 0);
at_fm_alu: in std_logic_vector(63 downto 0);
Din fim4, VRDin_fm4, TRDin fm4: in std logic vector(4 downto 0 );
WBctout: out std_logic_vector(3 downto 0);
WBdataout: out std_logic vector(63 downto ${ }^{\text {a }}$, and component ex 4 ex 5 reg
begin
ex4stcomp: ex4stage port map(op_in=>op_in, RS1in=>RS1in, RS2in=>RS2in, VRin=>VRin, VSTRD $=>$ VSTRD, VSTVRD=>VSTVRD, GPRin1 $=>$ GPRin1, GPRin2=>GPRin2, PTin=>PTin, brtype=>brtype, ccr_inp=>ccr_inp, ccr_ing=>ccr_ing, branch=>branch),
ex4regcomp: ex4_ex5_reg port map(clk=>clk, WBctrlin=>WBctrlin, out_fm_alu=>out_fm_alu, RDin_fm $4=>$ RDin_fm 4 , VRDin_fm $4=>$ VRDin_fm4, TRDin_fm $4=>$ TRDin_fm4, WBctout $\Rightarrow>$ WBctout, WBdatao $=>$ WBdatas at, WBRDout=>WBRDout, WBVRDout $=>$ WBVPD
WBTRDout=>WBTRDout);
end architecture ex4top beh;
-Individual componenets
-- LTC Module
library IEEE.
use IEEE.std logic 1164.all;
entity ex4stage is
port(op_in: in std_logic_vector(5 downto 0);
RSI in, RS2in, VRin, VSTRD, VSTVRD: in std_logic_vector(4 downto 0);
GPRin1, GPRin2, PTin: in std_logic_vector(63 downto 0),
brtype: in std_logic_vector( 2 downto 0 ),
ccr_inp, ccr_ing: in std_logic
branch: out std_logic);
end entity ex4stage;
architecture ex4_beh of ex4stage is
--componenets
port(brtype: in std logic_vector(2 downto 0);
op_in: in std_logic_vector(5 downto 0),
RS1, RS2: in std_logic_vector(63 downto 0);
ccr_inp, ccr_ing: in std_logic
bres. logic),
component muxbr is
port(GPRin, PTin: in std_logic_vector(63 downto 0);
Sbr: in std_logic;
Brin: out std_ logic_vector(63 downto 0))
end component muxbr;
component fwd_br is
port(opcode in: in std logic vector( 5 downto 0 );
port(opcode in: in std_Io, VSTRD, VSTVRD: in std_logic_vector(4 downto 0);
RS 1 in, RS2in, VRin, VS_
Sbr1 out, Sbr2 out: out std_logic);
end component fwd_br;
-signals . ( 63 downto 0 )
signal brRS1in, brRS2in: std_1ogic;
signal Sbrlsig, Sbr2sig: std_logic;
begin
comp: bdetunit port map(brtype=>brtype, op_in=>op_ ccr inp $=>$ ccr inp, ccr ing $=>$ ccr_ing, branch $=>$ branch $)$; bern . muxbr port map(GPRin=>GPRin2, PTin $=>$ PTin, $\mathrm{Sbr}=>\mathrm{Sbr} 2$ sig, , Brin=>brRS2in);

## fcomp: fwd_br port map(opcode_in=>op_in, RS1in=>RS1in, RS2in=>RS2in, VRin=>VRi

 VSTRD=>VSTRD, VSTVRD=>VSTVRD, Sbr1_out=>Sbr1sig, Sbr2_out=>Sbr2sig)end architecture ex4_beh;
--Individual Componenets
-- Branch Detect Unit
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
entity bdetunit is
port(brtype: in std logic vector( 2 downto 0);
op in: in std logic vector( 5 downto 0);
RS1, RS2: in std logic vector(63 downto 0 )
ccr_inp, ccr_ing: in std_logic;
-- ccr_inp, ccr_ing, overflow, ju
$-\quad$ jumpout, retout: out std_logic;
branch, ID Flush br: out std _logic);
branch, ID_Flush_br:
branch: out std lo
architecture bdetunit beh of bdetunit is
-- comparator function
function compare(signal a, b: std_logic_vector) return std_logic is
variable equal: std_logic;
ariable res or: std logic
ariable res_xor: std̃_logic_vector( 63 downto 0 ).
begin
res or := '0';
res_or := $=$;
res xor $:=$ a xor $;$
for i in 63 downto 0 loop
es_or := res or or res_xor(i);
end loop;
equal := not (res_or);
eturn equal;
end function compare
signal temp, br sig: std logic; ignal zerosig: std logic vector( 63 downto 0 )
begin RS1, RS2 temp, zeros, br sig, ccr inp, ccr ing, op in) is begin
zerosig < ( others => ' 0 ');
case brtype is
when "001" $\Rightarrow>-$-BRNE
temp $<=$ compare( Br );
when " 010 " $=>$--BREQ emp $<=$ compare(RS1, RS2); br_sig < = temp;
when "011" $\Rightarrow>-$-BGE
if(RS1 $>=$ RS2) then
temp $<=$ ' 1
else
temp $<=$
br sig $<=$ ten
when "100" $=>$-- BNEZ
temp $<=$ compare(RS1, zerosig); br_sig $<=$ not(temp);
when "101" => --BEQZ temp $<=$ compare(RS1, zerosig)
br_sig <= temp;
when " 110 " $=>$-- BGF
temp $<=$ ccr_ing
br_sig $<=$ temp;
when "111" => -- BPF
temp $<=$ ccr inp
br sig <= temp;
when " 000 " $=>-$ - BLT
if(op_in = "100011") the
if(RS1 < RS2)
temp
else
temp $<=$ ' 0 ';
end if;
${ }_{\text {br_sig }}<=$ temp;
else
temp $<='$
temp $<=$ ' $0 ;$
br sig $<=$ temp;
end if;
when others $=>$
br_sig $<=' 0$
emp <= '
end case;
branch $<=\mathrm{br}$ _sig;
end process brproce
end architecture bdetunit_beh;
-- MUX used as BR. Det unit in mux
library IEEE;
IEFE std logic 1164.all;

## entity muxbr is

port(GPRin, PTin: in std logic vector(63 downto 0);
Sbr: in std_logic
Brin: out std_lo
d entity muxbr;
chitecture muxbr_beh of muxbr is
ignal brsig: std_logic_vector( 63 downto 0 )
begin
rocess(GPRin, PTin, Sbr, brsig) is
begin
when ' 0 ' $=>$ brsig $<=$ GPRin,
when ' 1 ' $=>$ brsig $<=$ PTin;
when others $=>$ brsig $<=$ brsig;
end case;
Brin <= brsig;
end process; end architecture muxbr beh;
-- Simple FWD unit for Br.Det
library IEEE;
use IEEE.std_logic_1164.all;
entity fwd_br is
port(opscode in: in std logic_vector(5 downto 0),
Sbrl out, Sbr2 out: out std_logic);
end entity fwd_br;
architecture fwd_br_beh of fwd_br is
begin
p:process(opcode in, RSI in, VRin, VSTRD, VSTVRD) is
ein
(opcode_in = "010111" or opcode_in $=" 011000$ " or
pcode_in = "011011" or opcode_in = "100011") then $\quad$ (VPion"
$\mathrm{f}((\mathrm{RS}$ in $/=" 0$
Sbrl out $<=$ ' 1 '
else
Sbrl_out <= '0'
end if;
else
brl_out < = '0
nd if;
end process blp;
2p:process(opcode in, RS2in, VRin, VSTRD, VSTVRD) is
f(opcode_in = "010111" or opcode_in = "011000" or
opcode in $=$ "011011" or opcode_in $=$ " 10001 ) (hRin $/=" 00000$ " and VRin $=$ VSTVRD) ) then if ( ( RS2 $\overline{2}$ in $/=$ " 00
else

Sbr2 out <='0';
end if;
Sbr2_out <='0
end $\overline{\mathrm{f}}$;
end process b2p;
end architecture fwd_br_beh;
-- LTC/UD stage reg
library IEEE;
use IEEE.std_logic_1164.all;
entity ex4- exs-reg
port(clk: in std logic
WBctrlin: in std logic_vector(3 downto 0);
out_fm_alu: in std_logic_vector(63 downto 0);
RDin_fm4, VRDin fm4, TRDin fm4: in std logic_vector(4 downto 0);
RDin_fm4, VRDin_fm4, TRDin_fm4: in std
WBctout: out std logic vector(3 downto 0 );
WBctout: out std_logic_vector(3 downto 0 , 0 )
WBdataout: out std logic vector $(63$ downto 0$)$
WBRDout, WBVRDout, WBTRDout: out std_logic_vector(4 downto 0)); end entity ex4_ex5_reg
architecture ex45_beh of ex4_ex5_reg is begin
process(clk, WBctrlin, out fm_alu, RDin_fm4, VRDin_fm4, TRDin_fm4) is
begin
edge(clk)) then
WBctout $<=$ WBctrlin;
WBdataout <= out_fm_alu,
WBRDout $<=$ RDin_fm4;
WBVRDout $<=$ VRDin_fm4
WBTRDout $<=$ TRDin_fm4
end if;
nd process;
6. UD STAGE

UD Stage Top
library IEEE;
use IEEE.std_logic_1164.all
entity stage5 is
prt(WB inl $\cdot$ in std logic;
Whout fm ex, essout fm st5: in std logic vector(63 downto 0);
nd entity stage5;
architecture stage5_beh of stage5 is
component wbstage is
ort(WB_in1_fm exreg: in std logic
aluout_fm_exreg, essout fm exres: in std logic_vector(63 downto 0); dataouffmb: out std logic vector( 63 downto 0));
ad component wbstage;
t5comp: wbstage port map(WB_inl_fm_exreg=>WB_in1, aluout_fm_exreg=>aluout_fm_ex, essout_fm_exreg=>essout_fm_st5, dataoutfmwb=>dataout
end architecture stage5_beh;
-- UD STAGE MUX
library IEEE;
use IEEE.std logic 1164 all;
ent
port(WB_inl_fm_exreg: in std_logic;
aluout_fm_exreg, essout_fm_exreg: in std_logic_vector( 63 downto 0);
dataoutfmwb: ou
architecture wbstage_beh of wbstage is
signal s6wbmux: std logic;
signal Write_data_out_fmwb: std_logic_vector(63 downto 0)
begin
s6wbmux <= WB_in1_fm_exreg
 begin
when ' 0 ' $\Rightarrow>$ Write data_out_fmwb <= essout_fm_exreg;
when ' 1 ' $=>$ Write data_out_fmwb $<=$ aluout_fm_exreg;
when others $=>$ null;
end case;
dataoutffnwb <= Write_data_out_fmwb;
end process s6process
ard architecture wbstage beh;
7. MACRO CONTROLLER
brary IEEE;
ntity topmac is
ort(ESPR on, EOP, crcchkin, essfullin, locchk, clk: in std_logic
macop: in std_logic_vector(7 downto 0); -- decoded 3to 8 macro opcode
mmactrlrout: out std logic vector( 15 downto 0 );
incr pe, macctl: out std logic)
end entity topmac;
rchitecture topmac beh of topmac is
component mactrl is
omponent macctrl is
dec_macop: in std_logic_vector(7 downto 0); -- decoded 3to8 macro opcode "- for "fmmactrrli
$\mathrm{fm} \overline{0}, \mathrm{fm} 1, \mathrm{fm} 2, \mathrm{fm} \overline{3}, \mathrm{fm} \overline{\mathrm{O}}, \mathrm{fmT}$,
macctl, incr_pc: out s,
component fmm is
end component fmm;
component dec 3 to 81 is
port(inp: in std_logic_vector(2 downto 0 );
outp: out std̄_logic_vector(7 downto 0));
end component dec 3to81;
signal insig0, insig1, asig, fsig, osig, Tsig, FMsig, Csig, ACsig, RCsig: std _logic signal macopl: std_logic_vector(7 downto 0);
begin
maccomp: macctrl port map(ESPR_on=>ESPR_on, EOP=>EOP, crcchkin=>crcchkin, essfullin=>essfullin, locchk $=>$ locchk, clk $=>$ clk, dec macop $=>$ macop 1, fm $0=>$ insig 0, fm $1=>$ insig $1, \mathrm{fm} 2=>$ asig, fm $3=>$ fsig, $\mathrm{fmO}=>$ osig, $\mathrm{fmT}=>$ Tsig, $\mathrm{fmF}=>$ FMsig, $\mathrm{fmC}=>$ Csig, fmA $=>$ ACsig, fmRC $=>$ RCsig, macctl $=>$ macctl, incr_ $\_\mathrm{pc}=>$ incr_ pc );
fm Tin $=>$ Tsig, $\mathrm{fm} \mathrm{Fin}=>$ FMsig, fmCin $\Rightarrow>$ Csig, fmAin $=>$ ACsig, fmRCin $=>$ RCsig
fmmactrlrout $=>$ fmmactrlrout);
decodecomp: dec_3to81 port map(inp $=>$ macop $(2$ downto 0 ), outp $=>$ macopl $)$
end architecture topmac_beh;
-- MACRO CONTROLLER
library IEEE;
use IEEE.std logic 1164.all;
entity macctrl is
port(ESPR on, EOP, crcchkin, essfullin, locchk, clk: in std_ogic,
acro opcode
O fml, fm2, fm3 $, \mathrm{fm} \mathrm{O}, \mathrm{fmT}, \mathrm{fmF}, \mathrm{fmC}, \mathrm{fmA}, \mathrm{fmRC}$ : out std logic; -- for "fmmactrrlr"
acctl, incr_pc: out std_logic);
end entity mactrl);
architecture macctrl beh of mactrl is
component FD is
port(D, C: in std_logic
Q: out std_logic);
end component FD;
ignal startespr, st0, st0_bar, st1, st1_bar: std_logic;
, 18 , $\mathrm{md} 9, \mathrm{mdA}, \mathrm{mdB}, \mathrm{mdC}, \mathrm{mdD}, \mathrm{mdE}, \mathrm{mdF}$ std logic;
, mdis, md14, md16, md17, md18, md19, md1A, md1B, mdlC, md1D md1E, md1F: std logic; $\quad$ md24, md25, md26, md27, md28, md29, md2A, md2B, md2C, md2D ignal md20, md21, md2
, md36, md37, md38, md39, md3A, md3B, md3C, md3D, ,
md3E, md3F: std_logic;
m $\mathrm{md} 44, \mathrm{md} 45, \mathrm{md} 46, \mathrm{md} 47, \mathrm{md} 48, \mathrm{md} 49, \mathrm{md} 4 \mathrm{~A}, \mathrm{md} 4 \mathrm{~B}, \mathrm{md} 4 \mathrm{C}, \mathrm{md} 4 \mathrm{D}$ md4E, md4F: std_logic;
ignal md50, md51, md52, md53, md54, md55, md56, md57, md58, md59, md5A, md5B, md5C, md5D md5E, md5F: std logic;
signal md60, md61, md62, md63, md64, md65, md66, md67, md68, md69, md6A, md6B, md6C, md6D, md6E, md6F: std logic:
md6E, md6F: std
signal md 70, md 71, md 72
md73, md74, md75, md76, md77, md78, md79, md7A, md7B, md7C, md7D signal md80, md $81, \operatorname{md} 82, \mathrm{md} 83, \mathrm{md} 84, \operatorname{md} 85, \mathrm{md} 86, \mathrm{md} 87, \mathrm{md} 88, \operatorname{md} 89, \operatorname{md} 8 \mathrm{~A}, \mathrm{md} 8 \mathrm{~B}, \mathrm{md} 8 \mathrm{C}, \mathrm{md} 8 \mathrm{D}$ md8E, md8F: std _logic;
signal md90, md91, md92, md93, md94, md95, md96, md97, md98, md99, md9A, md9B, md9C, md9D md9E, md9F: std_logic;
signal mdA mdal mdA 2, mdA 3 , mdA4, mdA5, mdA6, mdA 7 , mdA , mdA 9 , mdAA, mdAB, mdAC, mdAD, mdAE, mdAF: std_logic:
signal mdB 0, mdB1, mdB2, md
mdBD, mdBE, mdBF: std logic signal $\mathrm{mdC} 0, \mathrm{mdCl}, \mathrm{mdC2}$, mdC
$\mathrm{mdCD}, \mathrm{mdCE}, \mathrm{mdCF}$ : std_logic;
maCD, mace, 1 D . sti-ogic, signal mdD0, mdD1, mdD2, mdD
mdDD, mdDE, mdDF: std logic;
signal $\mathrm{mt0} 0, \mathrm{mtl}, \mathrm{mt} 2, \mathrm{mt} 3, \mathrm{mt} 4, \mathrm{mt5}, \mathrm{mt} 6, \mathrm{mt} 7, \mathrm{mt} 8, \mathrm{mt9}, \mathrm{mtA}, \mathrm{mtB}, \mathrm{mtC}, \mathrm{mtD}, \mathrm{mtE}, \mathrm{mtF}$ : std_logic ;
 signal mt1, mtic
mtIF: std logic;
mtlf: std logic, $\mathrm{mt2}, \mathrm{mt2} 4 \mathrm{~m} 25, \mathrm{mt} 26, \mathrm{mt} 27, \mathrm{mt} 28, \mathrm{mt} 29, \mathrm{mt} 2 \mathrm{~A}, \mathrm{mt} 2 \mathrm{~B}, \mathrm{mt2} 2 \mathrm{C}, \mathrm{mt2}, \mathrm{mt} 2 \mathrm{E}$, mt2F: std logic;
gnal mt30, mt31, mt32 mt3F: std_logic;
signal $\mathrm{mt} 40, \mathrm{mt} 41, \mathrm{mt} 42, \mathrm{mt} 43, \mathrm{mt} 44, \mathrm{mt} 45, \mathrm{mt} 46, \mathrm{mt} 47, \mathrm{mt} 48, \mathrm{mt49}, \mathrm{mt} 4 \mathrm{~A}, \mathrm{mt} 4 \mathrm{~B}, \mathrm{mt4C}, \mathrm{mt4D}, \mathrm{mt} 4 \mathrm{E}$, mt4F: std_logic;
m 52 , mt53, mt54, mt55, mt56, mt57, mt58, mt59, mt5A, mt5B, mt5C, mt5D, mt5E, mt5F: std logic;
mt62, mt63, mt64, mt65, mt66, mt67, mt68, mt69, mt6A, m6B, m6C, 16 D , mt6 mt6F: std_logic; $\quad$ mit mt7F: std logic;
gnal mt80, mt81, mt82, mt83, mt84, mt85, mt86, mt87, mt88, mt89, mt8A, mt8B, mt8C, mt8D, mt8E, m+8F: std_logic;
ignal mt90, mt91, mt92, mt93, mt94, mt95, mt96, mt97, mt98, mt99, mt9A, mt9B, mt9C, mt9D, mt9E, mt9F: std_logic;
, mtA4, mtA5, mtA6, mtA 7 , mtA 8, mtA 9, mtAA, mtAB, mtAC, mtAD mtAE, mtAF: std_logic; mtBE, mtBF: std logic; signal $\mathrm{mtC} 0, \mathrm{mtCl}, \mathrm{mt}$ $\mathrm{mtCE}, \mathrm{mtCF}$ : std logic;
signal $\mathrm{mtD} 0, \mathrm{mtDl} 1, \mathrm{mtD} 2, \mathrm{mtD} 3, \mathrm{mtD} 4, \mathrm{mtD} 5, \mathrm{mtD} 6, \mathrm{mtD} 7, \mathrm{mtD} 8, \mathrm{mtD} 9, \mathrm{mtDA}, \mathrm{mtDB}, \mathrm{mtDC}, \mathrm{mtDD}$, mtDE, mtDF: std logic;
signal cre_bar, loc_bar, ess_bar, eopbar, incr_pc1, incr_pc2, incr_pc3: std_logic; begin
dff_st0: FD port map( $\mathrm{D}=>$ ESPR_on, $\mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{st} 0$ );
dff_stl: FD port map( $\mathrm{D}=>\mathrm{st} 0, \mathrm{C} \Rightarrow>\mathrm{clk}, \mathrm{Q}=>\mathrm{stl})$,
st0_bar $<=$ not (st0);
stl_ bar $<=$ not (stl)
startespr <= st0 and st1 _bar;
dffm0: FD port map( $\mathrm{D}=>\mathrm{md} 0, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 0$ ); dffml: FD port map( $\mathrm{D}=>\mathrm{md1}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtl})$; ffm7: FD port map( $\mathrm{D}=>\mathrm{md7} 7, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt7}$ ) dffm8: FD port map( $\mathrm{D}=>\mathrm{md} 8, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 8$ ) dffm9: FD port map( $\mathrm{D}=>$ md9, $\mathrm{C}=>$ clk, $\mathrm{Q}=>\mathrm{mt9} 9$ );
dffmA: FD port map( $\mathrm{D}=>\mathrm{mdA}, \mathrm{C} \Rightarrow>\mathrm{clk}, \mathrm{Q} \Rightarrow>\mathrm{mt})$; dffmB: FD port map(D=>mdB, C $=>$ clk, $\mathrm{Q}=>\mathrm{mtB})$; dffmC: FD port map(D=>mdC, C $=>$ clk, $\mathrm{Q}=>\mathrm{mtC})$; dffmD: FD port map( $\mathrm{D}=>\mathrm{mdD}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtD}$ ); dffmE: FD port map( $\mathrm{D}=>\mathrm{mdE}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtE}$ ); dffmF: FD port map( $\mathrm{D}=>\mathrm{mdF}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtF}$ );
dffm 10: FD port map( $\mathrm{D}=>\mathrm{md} 10, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 10$ ) dffm11: FD port map(D $=>$ md111, $C=>$ clk, $Q=>m t 11$ ) fffm 12: FD port map( $\mathrm{D}=>$ md12, $\mathrm{C}=>$ clk, $\mathrm{Q}=>\mathrm{mt1} 12$ ) dffm 14: FD port map(D=>md14, C $=>$ clk, $Q=>$ mt14); dffm 15: FD port map(D=>md15, C=>clk, Q $=>\mathrm{mt15}$ ); dffm 16: FD port map(D $=>\operatorname{md1} 16, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt16}$ ) dffm 17: FD port map(D $=>$ md17, $\mathrm{C}=>$ clk, $\mathrm{Q}=>\operatorname{mt} 17$ ) dffm 18: FD port map( $\mathrm{D}=>$ md 18, $\mathrm{C}=>$ clk, $\mathrm{Q}=>$ mt18);
dffm 19: FD port map( $\mathrm{D} \Rightarrow$ md19, $\mathrm{C} \Rightarrow$ clk $\mathrm{Q} \Rightarrow$ mt19) dffm 19: FD port map( $\mathrm{D}=>\mathrm{mdl19} \mathrm{C}=,>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt19})$; dffm1B: FD port map( $\mathrm{D}=>$ md $1 \mathrm{~B}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtl\mid}$ ) ); dffm1C: FD port map( $\mathrm{D}=>\mathrm{mdl} 1 \mathrm{C}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtlC})$; ffmlD: FD port map( $D=>$ mdID, $C=>$ clk, $Q=>m t 1 D$ ) dffmle: $F D$ port map( $D=>$ md $1 \mathrm{E}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtl} 1 \mathrm{E})$; dffmlF: $F D$ port map( $D=>$ md $1 F, C=>c l k, ~ Q=>m t 1 F)$;
dffm20: FD port $\operatorname{map}(\mathrm{D}=>\mathrm{md} 20, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt20})$; dffm21: FD port map( $\mathrm{D}=>\mathrm{md} 21, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{m} 221$ ); dffm22: FD port map( $\mathrm{D}=>\operatorname{md} 21, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt2} 2$ ) dffm22: FD port map( $\mathrm{D}=>\mathrm{md} 22, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 22)$
dffm23: FD port map( $\mathrm{D}=>\mathrm{md} 23, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 23)$ dffm24: FD port map( $\mathrm{D}=>\mathrm{md} 24, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt24}$ ) dffm25: FD port map(D=>md25, C $=>$ clk, $\mathrm{Q}=>\mathrm{mt} 25$ ) dffm26: FD port map(D $=>\mathrm{md} 26, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 26$ ) dffm27: FD port map( $\mathrm{D}=>\mathrm{md} 27, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 27$ ) dffm28: FD port map( $\mathrm{D}=>\mathrm{md} 28, \mathrm{C} \Rightarrow \mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 28$ ) dffm29: FD port map( $\mathrm{D}=>\mathrm{md} 29, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 29$ ); dffm2A: FD port map(D=>md2A, $=>$ clk, $\mathrm{Q}=>\mathrm{mt} 2 \mathrm{~A})$;
dffm2B: FD port map(D $=>\mathrm{md} 2 \mathrm{~B}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 2 \mathrm{~B})$; dffm2B: FD port map $(\mathrm{D}=>\mathrm{md} 2 \mathrm{~B}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt2} 2 \mathrm{~B})$;
dffm2C: FD port map( $\mathrm{D}=>\mathrm{md} 2 \mathrm{C}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt2C})$; dffm2D: FD port map( $\mathrm{D}=>\mathrm{m} 2 \mathrm{D}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 2 \mathrm{D})$; fffm2E: FD port map( $\mathrm{D}=>\mathrm{md} 2 \mathrm{E}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 2 \mathrm{E})$; dffm2F: FD port $\operatorname{map}(\mathrm{D}=>\mathrm{md} 2 \mathrm{~F}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 2 \mathrm{~F})$; dffm30: FD port map $(\mathrm{D}=>\mathrm{md} 30, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 30)$; dffm31: FD port map( $\mathrm{D}=>\mathrm{md} 31, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt31} 1)$; fffm32: FD port $\operatorname{map}(\mathrm{D}=>\mathrm{md} 32, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 32)$ dffm34: FD port man(D $=>m d 34, \mathrm{C} \Rightarrow>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt34})$ fffm35: FD port map(D $=>\operatorname{md} 35, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{m} 335$ ) dffm36: FD port map( $\mathrm{D}=>\mathrm{md} 36, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 36$ ) dffm37: FD port $\operatorname{map}(\mathrm{D}=>\mathrm{md} 37, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 37$ ) dffm3B: FD port map( $\mathrm{D}=>$ md3B, $\mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{m} 33 \mathrm{~B}$ ) dffm3C: FD port $\operatorname{map}(\mathrm{D}=>\mathrm{md} 3 \mathrm{C}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt3C}$ ) dffm3D: FD port map( $\mathrm{D}=>\mathrm{md} 3 \mathrm{D}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt3D}$ ) dffm3E: FD port map( $\mathrm{D}=>$ md3 $\mathrm{E}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 3 \mathrm{E}$ ), dffm3F: FD port map(D=>md3F, C=>clk, Q $=>$ mt $3 F$ );
dffm40: FD port map( $\mathrm{D}=>\mathrm{md} 40, \mathrm{C}=>$ clk, $\mathrm{Q}=>\mathrm{mt40}$ ); dffm41: FD port map( $\mathrm{D}=>\mathrm{md} 414, \mathrm{C}=>$ clk, $\mathrm{Q}=>\mathrm{mt} 41$ ); ffm 42 : FD port map( $\mathrm{D}=>\mathrm{md} 42, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 42$ ); ffm43: FD port map( $\mathrm{D}=>\mathrm{m} d 43, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 43$ ); dffm44: FD port map( $D=>\operatorname{md44}, \mathrm{C} \Rightarrow>\mathrm{clk}, \mathrm{Q}=>\mathrm{m} 444$ ); dffm45: FD port map $(\mathrm{D}=>$ md $45, \mathrm{C}=>$ clk, $\mathrm{Q}=>\mathrm{m} 445$ ); dffm46: FD port map (D $=>$ md46, $\mathrm{C}=>$ clk, $\mathrm{Q}=>\mathrm{mt46}$ ) ffm47: FD port map( $\mathrm{D}=>\mathrm{md44}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt47})$ ffm48: FD port map(D=>md48, C=c>kk, Q=>m49); dffm4A: FD port map $(\mathrm{D}=>\mathrm{md} 4 \mathrm{~A}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{m} 4 \mathrm{~A})$ ); dffm4B: FD port map( $\mathrm{D}=>\mathrm{md} 4 \mathrm{~B}, \mathrm{C} \Rightarrow \mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 4 \mathrm{~B})$; dffm4C: FD port map( $D=>m 44 \mathrm{C}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt4C})$; dffm4D: FD port map( $D=>m d 4 D, C=>$ clk, $Q=>m 44$ ), dffm4E: FD port map( $(\mathrm{D}=>\mathrm{md} 4 \mathrm{E}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt4E})$; dffm4F: FD port map $(\mathrm{D}=>\mathrm{md} 4 \mathrm{~F}, \mathrm{C} \Rightarrow \mathrm{clk}, \mathrm{Q} \quad \mathrm{C}=\mathrm{mt50})$; dffm50: FD port map( $\mathrm{D}=>$ mas $, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt5} 5)$ dffms1: FD port map(D) $=>\operatorname{md} 52, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt5} 2$ ) dffm53: FD port map( $\mathrm{D}=>\mathrm{md} 53, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt5} 5$ ) dffm54: FD port map( $\mathrm{D}=>\mathrm{md} 54, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt54}$ ), dffm55: FD port map( $\mathrm{D}=>\operatorname{md} 55, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\operatorname{mt5} 5$ ) dffm56: FD port map( $\mathrm{D}=>$ md56, $\mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt5} 5$ ) dffm57: FD port map $(\mathrm{D}=>$ md57, $\mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt5} 57$ ) dffm58: FD port $\operatorname{map}(\mathrm{D}=>$ md58, $\mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt5} 8)$; ffm5A. FD port map( $\mathrm{D}=>$ md5A $\mathrm{A}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt5A}$ ); dffm5B: FD port map( $\mathrm{D}=>\mathrm{md} 5 \mathrm{~B}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt5B}$ ); dffm5C: FD port map( $\mathrm{D}=>\mathrm{md} 5 \mathrm{C}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt5C})$; dffm5D: FD port map( $\mathrm{D}=>$ md5D, $\mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt5D}$ ) dffm5E: FD port map( $\mathrm{D}=>\mathrm{md} 5 \mathrm{E}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt5E}$ ); dffm5F: FD port map( $\mathrm{D}=>\mathrm{md} 5 \mathrm{~F}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt5F}$ );
dffm60: FD port map $(\mathrm{D}=>\operatorname{md60}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\operatorname{mt60})$,
 dffm62: FD port map( $\mathrm{D}=>\mathrm{md} 62, \mathrm{C} \Rightarrow>\mathrm{ck}, \mathrm{Q}=>\mathrm{mt63}$ ); dffm63: FD port map $(\mathrm{D}=>\operatorname{mad} 64, \mathrm{C} \Rightarrow>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt64})$; dffm64: FD port map( $\mathrm{D}=>\operatorname{md} 64, \mathrm{C}=>\mathrm{ck}, \mathrm{Q}, \mathrm{D}=>\mathrm{mt65})$; dffm65: FD port map( $\mathrm{D}=>$ md $65, \mathrm{C}=>$ clk, $\mathrm{Q}=>$ mt66); dffm66: FD port map( $\mathrm{D}=>$ ma $67, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 67$ ); dffm67: FD port map $(\mathrm{D}=>\mathrm{md} 6, \mathrm{C}=>$, $\mathrm{C}=\mathrm{ck}, \mathrm{Q}=>\mathrm{mt6} 6)$; Iffm69: FD port map $(\mathrm{D}=>$ md69, $\mathrm{C}=>\mathrm{ckk}$, $\mathrm{Q}=>$ m69 $)$, dffm6A: FD port map $(\mathrm{D}=>\mathrm{md} 6 \mathrm{~A}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>m 6 \mathrm{~B})$ ffm6B: FD port map : FD port map $=>\mathrm{md} 6 \mathrm{C}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt6C}$ )
dffm70: FD port map( $\mathrm{D}=>\mathrm{md} 70, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt70}$ ); dffm71: FD port map( $\mathrm{D}=>\mathrm{md} 71, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt717}$ ); dffm72: FD port map( $\mathrm{D}=>\mathrm{md} 72, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt72}$ ); dffm73: FD port map( $\mathrm{D}=>\mathrm{md} 73, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 73$ ); dffm74: FD port map( $\mathrm{D} \Rightarrow>\operatorname{md} 74, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 74)$; dffm75: FD port map( $\mathrm{D}=>\operatorname{md} 75, \mathrm{C} \Rightarrow \mathrm{clk}, \mathrm{Q}=>\mathrm{mt75})$; fff776: FD port $\operatorname{map}(\mathrm{D}=>\mathrm{md76}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt76)}$; dffm77: FD port map(D=>md77, C=>clk, Q=>mit7); dffm79: FD port map( $\mathrm{D}=>\mathrm{md} 79, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt79}$ ) dffm7A: FD port map( $D=>$ md7A, $\mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt7A}$ ), dffm7B: FD port map( $\mathrm{D}=>\mathrm{md7B}$, $\mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt7B}$ ); dffm7C: FD port map $(\mathrm{D}=>\mathrm{md7C}, \mathrm{C}=>$ clk, $\mathrm{Q}=>\mathrm{mt7C})$; dffm7D: FD port map( $\mathrm{D}=>$ md7D, $\mathrm{C}=>$ clk, $\mathrm{Q}=>\mathrm{mt7D})$; dffm7E: FD port $\operatorname{map}(\mathrm{D}=>$ md7E, $\mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtF})$;
dffm80: FD port map( $\mathrm{D}=>\mathrm{md} 80, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 80$ ); dffm81: FD port map( $\mathrm{D}=>\mathrm{md} 81, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 81$ ) dffm82: FD port map( $D=>$ md $82, \mathrm{C}=>$ clk, $\mathrm{Q}=>\mathrm{mt} 82$ ) dffm83: FD port map $(\mathrm{D}=>\mathrm{md} 83, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 83)$ dffm84: FD port map $(\mathrm{D}=>\mathrm{md} 84, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{m} 85$ dffm85: FD port $\operatorname{map}(\mathrm{D}=>\mathrm{md} 85, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{m} 88$ ) dffm86: FD port map( $\mathrm{D}=>$ ma88, $\mathrm{C}=>$ clk, $\mathrm{Q}=>\mathrm{mt87}$ ); dffm88. FD port $\operatorname{map}(\mathrm{D}=>\mathrm{md} 88, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 88$ ); dffm89: FD port map( $\mathrm{D}=>\mathrm{md} 89, \mathrm{C}=>$ clk, $\mathrm{Q}=>\mathrm{mt89}$ );
 dffm8B: FD port map $(\mathrm{D}=>\mathrm{md} 8 \mathrm{~B}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 8 \mathrm{~B}$ ) dffm8C: FD port map $(\mathrm{D}=>\operatorname{md8} 8 \mathrm{C}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 8 \mathrm{C})$ dffm8D: FD port map( $(\mathrm{D}=>\mathrm{md} 8 \mathrm{D}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{m} 8 \mathrm{D})$ dffm8E: FD port map(D=>md8E, C=>clk, $\mathrm{Q} \gg \mathrm{mt} 8 \mathrm{D})$; dffm8F: FD port map( $\mathrm{D}=>\mathrm{md} 8 \mathrm{~F}, \mathrm{C}=>\mathrm{ck}, \mathrm{Q}$, dffm90: FD port $\operatorname{map}(\mathrm{D}=>\mathrm{md9} 90, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{m} 90$ ),
dffm91: FD port map( $\mathrm{D}=>\mathrm{md91}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt91})$; ff991: FD port map(D=>md92, C $=>$ clk, $\mathrm{Q}=>\mathrm{mt} 92)$; ffm93: FD port map( $\mathrm{D}=>\mathrm{md} 93, \mathrm{C}=>\mathrm{clk}, \mathrm{Q} \Rightarrow>\mathrm{mt93}$ ) dffm94: FD port map $(\mathrm{D}=>$ md94, $\mathrm{C} \Rightarrow>1 \mathrm{clk}, \mathrm{Q} \Rightarrow>\mathrm{mt94})$; dffm95: FD port map( $\mathrm{D}=>$ md95, $\mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt95}$ ); dffm96: FD port map( $\mathrm{D}=>\operatorname{md96}, \mathrm{C} \Rightarrow \mathrm{clk}, \mathrm{Q}=>\operatorname{mt96}$ ) dffm97: FD port map(D=>md99, C=>1k, $\mathrm{Q}=>\mathrm{m} 98$ ); fffm99: FD port map( $\mathrm{D}=>\mathrm{md} 99, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt} 99$ ); dffm9A: FD port map( $\mathrm{D}=>\mathrm{md} 9 \mathrm{~A}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt9A}$ ); dffm9B: FD port map( $\mathrm{D}=>\mathrm{md9B}$, $\mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mt9B}$ ); dffm9C: FD port map $(D=>m d 9 C, C=>$ clk, $Q=>m t 9 C)$; dffm9D: FD port map( $D=>$ m99D, $C=>$ clk, $Q=>m t 9 D)$; dffm9E: FD port map(D $=>$ md9E, $\mathrm{C}=>$ clk, $\mathrm{Q} \Rightarrow \mathrm{mt}$ 9F);
dffmA0: FD port $\operatorname{map}(\mathrm{D}=>\operatorname{mdA} 0, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtA} 0)$;
dffmA1: FD port map( $\mathrm{D}=>\mathrm{mdA1}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtA1}$ ); dffmA2: FD port map( $\mathrm{D}=>\mathrm{mdA} 2, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtA} 2$ ) dffmA3: FD port map(D $=>$ mdA3, $\mathrm{C}=>$ clk, $\mathrm{Q}=>\mathrm{mtA} 3$ ) dffmA4: FD port map $(\mathrm{D}=>$ mdA4, $\mathrm{C}=>$ clk, $\mathrm{Q}=>$ mtA4 $)$ dffmA5: FD port map(D=>mdA5, C $\Rightarrow>$ clk, $\mathrm{Q}=>$ mtA5 $)$ dffmA6: FD port map( $\mathrm{D}=>$ mdA6, $\mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtA}$ ) dffmA7: FD port map( $\mathrm{D}=>$ mdA $7, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtA}$ ) ; dffmA8: FD port map(D $=>$ mdA $8, \mathrm{C}=>$ clk, $\mathrm{Q}=>$ mtA8 $)$
dffmA9: FD port map( $\mathrm{D}=>$ mdA9, $\mathrm{C}=>$ clk, $\mathrm{Q}=>$ mtA9 $)$ dffmAA: FD port map( $\mathrm{D}=>$ mdAA, $\mathrm{C}=>$ clk, $\mathrm{Q}=>\mathrm{mtAA})$; dffmAB: FD port map( $D=>m d A B, C=>c l k, Q=>m t A B)$; dffmAC: FD port map( $D=>m d A C, C=>c l k, Q=>m t A C)$; dffmAD: FD port map( $\mathrm{D}=>$ mdAD, $\mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtAD}$ dffmAE: FD port map( $D=>$ mdAE, $C=>c l k, ~ Q=>m t A E) ;$
dffmB $0: \mathrm{FD}$ port $\operatorname{map}(\mathrm{D}=>\operatorname{mdB} 0, \mathrm{C} \Rightarrow>\mathrm{clk} \mathrm{Q}=>\mathrm{mtB})$; dffmB1: FD port map( $\mathrm{D}=>\mathrm{mdB} 1, \mathrm{C}=>\mathrm{clk}, \mathrm{O}=>\mathrm{mtB}$ ); dffmB2: FD port map( $\mathrm{D}=>\mathrm{mdB} 2, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtB} 2$ ); dffmB3: FD port map( $\mathrm{D}=>\mathrm{mdB} 3, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtB} 3$ ); dffmB4: FD port map( $\mathrm{D}=>\mathrm{mdB4}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtB4}$ ); dffmB5: FD port map( $D=>$ mdB5 $, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtB5}$ ); dffmB6: FD port $\operatorname{map}(\mathrm{D}=>\mathrm{mdB} 6, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtB} 6)$; dffmB : FD port $\operatorname{map}(\mathrm{D}=>\mathrm{mdB} 7, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtB} 7)$;
dffmB8: FD port map( $\mathrm{D}=>\mathrm{mdB} 8, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtB} 8)$; dffmB9: FD port map(D=>mdB9, C=>clk, Q=>mtB9); dffmBA: FD port $\operatorname{map}(\mathrm{D}=>\mathrm{mdBA}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtBA})$ dffmBB: FD port map( $\mathrm{D}=>\mathrm{mdBB}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtBB}$ ) dffmBC: FD port map( $\mathrm{D}=>\mathrm{mdBC}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtBC}$ ) dffmBD: FD port map(D $=>$ mdBD, $\mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtBD}$ dffmBE: FD port map( $\mathrm{D}=>\mathrm{mdBE}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtBE})$
dffmC0: FD port $\operatorname{map}(\mathrm{D}=>\mathrm{mdC} 0, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtC} 0)$; dffmCl: FD port $\operatorname{map}(\mathrm{D}=>\mathrm{mdCl}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtCl}) ;$ dffmC2: FD port map(D=>mdC2, C=>clk, Q=>mtC2); dffmC3: FD port map( $\mathrm{D}=>\mathrm{mdC} 3, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtC} 3$ ); dffmC4: FD port map( $\mathrm{D}=>\mathrm{mdC4}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtC} 4)$; dffmC5: FD port map( $\mathrm{D}=>\mathrm{mdC5}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtC5}$ ); dffmC6: FD port $\operatorname{map}(\mathrm{D}=>\mathrm{mdC6}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtC} 6)$; dfmC 7: FD port map( $\mathrm{D}=>$ mdC $7, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>$ miC $)$; dffmC9: FD port map( $\mathrm{D}=>\mathrm{mdC} 9, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtC} 9$ ); dffmCA: FD port $\operatorname{map}(\mathrm{D}=>\mathrm{mdCA}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtCA})$ dffmCB: FD port map( $\mathrm{D}=>\mathrm{mdCB}, \mathrm{C}=>$ clk, $\mathrm{Q}=>\mathrm{mtCB}$ ) dffmCC: FD port map( $\mathrm{D}=>\mathrm{mdCC}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtCC}$ ) dffmCD: FD port map(D=>mdCD, C=>clk, Q=>mtCD dffmCE: FD port map( $\mathrm{D}=>\mathrm{mdCE}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtCE})$ dffmCF: FD port $\operatorname{map}(\mathrm{D}=>\mathrm{mdCF}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtCF}) ;$
dffmD0: FD port map( $\mathrm{D}=>\mathrm{mdD} 0, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtD} 0$ ) dffmD1: FD port $\operatorname{map}(\mathrm{D}=>\mathrm{mdD1}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtD1})$; dffmD2: FD port map( $\mathrm{D}=>\mathrm{mdD} 2, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtD} 2)$; ffmD 3: FD port map( $\mathrm{D}=>\mathrm{mdD} 3, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtD} 3$ ); dffmD4: FD port map(D=>mdD4, C=>clk, Q $=>\operatorname{mtD} 4)$;
dffmD5: FD port map(D $=>\operatorname{mdD5}, \mathrm{C}=>\mathrm{clk}, \mathrm{Q}=>\mathrm{mtD5})$; dffmDF: FD port map(D=>mdDF, $\mathrm{C}=>$ clk, $\mathrm{Q}=>\mathrm{mtDF}$ );
crc_bar $<=$ not ( (rrchkin);
loc_bar $<=$ not (locchk);
ess_bar $<=$ not (essfullin)
eopbar $<=\operatorname{not}$ (EOP)
-- state equations
$\operatorname{md} 0<=$ startesp
$\mathrm{mdl}<=(\mathrm{mt} 0$ or $(\mathrm{m}+2$ and eopbar) $)$
$\mathrm{md} 2<=\mathrm{mt} 1$;
$\begin{aligned} \mathrm{md} 3 & <=\mathrm{mt} 2 \text { and } \mathrm{cr} \\ \mathrm{md} 4 & <=\mathrm{mt} \text { and } \text { crc bar }\end{aligned}$
d $4<=-\mathrm{mt} 3$ and crc bar
$\mathrm{md} 6<=\mathrm{mt} 3$ and crcchkin
md7 $<=\mathrm{mt} 6$ and locchk;
$\mathrm{md} 8<=\mathrm{mt} 7$
nd $9<=$ mt6 and loc_bar;
$\mathrm{mdA}<=\mathrm{mt} 9$ and essfullin;
$\mathrm{mdB}<=\mathrm{mt}$;
-- COUNT
$\mathrm{mdC}<=\mathrm{mt} 9$ and ess_bar and dec_macop(0);
$\mathrm{mdD}<=\mathrm{mtC}$;
$\begin{aligned} \mathrm{mdE} & <=\mathrm{mDD} ; \\ \mathrm{mdF} & <=\mathrm{mtE} ;\end{aligned}$
$\mathrm{md} 10<=\mathrm{mtF}$;
$\begin{aligned} \mathrm{mdl1} & <=\mathrm{mt1} 10 ; \\ \mathrm{md} 12 & =\mathrm{mtl1} ;\end{aligned}$ $\mathrm{mdl} 12<=\mathrm{mtl} 11$ $\operatorname{md1} 3<=\mathrm{mt12}$; $\operatorname{md} 15<=\operatorname{mt1} 4$; $\operatorname{md1} 6<=\mathrm{mt15}$; md $17<=\mathrm{mt} 16$; $\operatorname{md1} 8<=\mathrm{mt17}$; $\operatorname{md19}<=\operatorname{mt18}$; $\begin{aligned} \mathrm{mdl} \mathrm{A} & =\mathrm{mtl} 9 ;\end{aligned}$ $\operatorname{mdIB}<=\mathrm{mt1A}$; $\mathrm{mdlC}<=\mathrm{mtlB} ;$
 $\operatorname{md} 1 \mathrm{~F}<=\mathrm{mtlE}$; $\mathrm{md} 20<=\mathrm{mtl}$ F; $\mathrm{md} 21<=\mathrm{mt} 20$; $\mathrm{md} 22<=\mathrm{mt} 21$; $\mathrm{md} 23<=\mathrm{mt} 22$; $\mathrm{md} 24<=\mathrm{mt2} 2 ;$

|  | md25 < = mt24; <br> $\mathrm{md} 26<=\mathrm{mt} 25$; <br> $\operatorname{md} 27<=\mathrm{mt} 26$; <br> $\operatorname{md} 28<=\mathrm{mt} 27$; <br> $\operatorname{md} 29<=\mathrm{mt} 28$; <br> $\operatorname{md} 2 \mathrm{~A}<=\mathrm{mt} 29$; <br> $\operatorname{md2}$ B $<=\mathrm{mt2}$ A; <br> $\operatorname{md} 2 \mathrm{C}<=\mathrm{mt} 2 \mathrm{~B}$; |
| :---: | :---: |
|  | ```--COMPARE \(\operatorname{md} 2 \mathrm{D}<=\mathrm{mt} 9\) and ess_bar and dec_macop(1); \(\mathrm{md} 2 \mathrm{E}<=\mathrm{mt} 2 \mathrm{D}\); \(\operatorname{md} 2 \mathrm{~F}<=\mathrm{mt} 2 \mathrm{E}\); \(\mathrm{md} 30<=\mathrm{mt} 2 \mathrm{~F}\); \(\operatorname{md} 31<=\mathrm{mt} 30\); \(\operatorname{md} 32<=\mathrm{mt3} 1\); \(\operatorname{md} 33<=\mathrm{mt} 32\); \(\operatorname{md} 34<=\mathrm{mt} 33\); \(\operatorname{md} 35<=\operatorname{mt3} 4\); \(\operatorname{md} 36<=\mathrm{mt} 35\); \(\operatorname{md} 37<=\mathrm{mt} 36\); \(\operatorname{md} 38<=\mathrm{mt} 37\); \(\operatorname{md3} 3<=\mathrm{mt} 38\); \(\operatorname{md3} \mathrm{A}<=\mathrm{mt} 39\); \(\operatorname{md3B}<=\mathrm{mt} 3 \mathrm{~A}\); \(\operatorname{md3} \mathrm{C}<=\mathrm{mt3B}\); \(\operatorname{md} 3 \mathrm{D}<=\mathrm{mt} 3 \mathrm{C}\); md3E \(<=\mathrm{mt} 3 \mathrm{D}\); \(\mathrm{md} 3 \mathrm{~F}<=\mathrm{mt} 3 \mathrm{E}\); \(\mathrm{md} 40<=\mathrm{mt} 3 \mathrm{~F}\); \(\mathrm{md} 41<=\mathrm{mt} 40\); \(\operatorname{md} 42<=\mathrm{mt} 41\); \(\operatorname{md43}<=\mathrm{mt} 42\); \(\operatorname{md44}<=\mathrm{mt} 43\); \(\operatorname{md45}<=\mathrm{mt44}\); \(\operatorname{md} 46<=\mathrm{mt} 45\);``` |
|  |  |

$\mathrm{md} 59<=\mathrm{mt} 58 ;$
$\begin{array}{ll}\mathrm{md} 5 \mathrm{~A} & =\mathrm{mt5} 5 ; \\ \mathrm{md} 5 \mathrm{~B} & =\mathrm{m} 55 \\ \text {; }\end{array}$
$\mathrm{md5B}<=\mathrm{mt5A} ;$
$\operatorname{md5C}<=\mathrm{m} 5 \mathrm{~B}$
$\operatorname{md5D}<=\mathrm{mt5C}$;
$\operatorname{md5E}<=\mathrm{mt5D}$;
$\mathrm{md} 5 \mathrm{~F}<=\mathrm{mt5E}$;
$\mathrm{md} 60<=\mathrm{mt5F}$;
$\begin{aligned} & \mathrm{md} 61<=\mathrm{mt} 60 ; \\ & \mathrm{md} 62<=\mathrm{mt} 61\end{aligned}$
$\mathrm{md} 62<=\mathrm{mt61} ;$
$\mathrm{md} 63<=\mathrm{mt} 62 ;$
$\mathrm{md} 63<=\mathrm{mt} 62 ;$
$\mathrm{md} 64<=\mathrm{mt} 63 ;$
$\begin{aligned} & \mathrm{md} 64< \\ & \mathrm{md} 65=\mathrm{mt}=\mathrm{mt} 64 ;\end{aligned}$
$\begin{aligned} & \mathrm{md} 65 \\ & \mathrm{md} 6<=\mathrm{m} 645 ;\end{aligned}$
md67 < $=\mathrm{mt66;}$;
md $68<=\operatorname{mt} 67 ;$
$\operatorname{md} 6$
md $69<=\mathrm{mt} 68$;
--RCHLD
nd6A $<=$ mt9 and ess_bar and dec_macop(3);
md $6 \mathrm{~B}<=\mathrm{mt6A}$;
$\mathrm{md} 6 \mathrm{C}<=\mathrm{mt6B}$;
$\mathrm{md} 6 \mathrm{D}<=\mathrm{mt6C}$;
md $6 \mathrm{E}<=\mathrm{mt} 6 \mathrm{D}$;
$\mathrm{md} 6 \mathrm{~F}<=\mathrm{mt} 6 \mathrm{E}$
$\operatorname{md} 70<=\mathrm{mt} 6 \mathrm{~F}$;
$\operatorname{md71}<=\mathrm{mt70}$;
$172<=\mathrm{m} 711$
$\begin{aligned} \operatorname{md} 72 & <=\mathrm{mt} 71 ; \\ \operatorname{md} 73 & <=\mathrm{m} 72 ;\end{aligned}$
$\begin{aligned} \operatorname{md} 73 & =\mathrm{mt72;} \\ \operatorname{md} 74<= & \mathrm{mt73} ;\end{aligned}$
$\begin{aligned} \operatorname{md74} & =\mathrm{mt2} 7 ; \\ \operatorname{md} 75 & <=\mathrm{mt74} ;\end{aligned}$
$\operatorname{md} 76<=\operatorname{mt75} ;$
$\operatorname{md} 77>=\operatorname{mt7} 76 ;$ $\begin{aligned} \operatorname{md} 77 & <=\mathrm{mt} 7 \\ \operatorname{md} 78 & <=\mathrm{m} 777\end{aligned}$ $\operatorname{md} 79<=\mathrm{mt78} ;$ $\operatorname{md7A}<=\mathrm{mt79} ;$ $\operatorname{md7B}<=\mathrm{mt7A} ;$
$\operatorname{md} 7 \mathrm{C}<=\mathrm{mt7B} ;$ $\operatorname{md7C}<=\mathrm{mt} 7 \mathrm{~B} ;$
$\operatorname{md} 7 \mathrm{D}<=\mathrm{mt7} ;$ $\operatorname{md} 7 \mathrm{E}<=\mathrm{mt} 7 \mathrm{D}$; $\operatorname{md7F}<=\mathrm{mt7E} ;$ $\operatorname{md} 80<=\mathrm{mt7F}$; $\operatorname{md} 81<=\mathrm{mt} 80$; md $82<=\mathrm{mt} 81$; $\mathrm{md} 83<=\mathrm{mt} 82$; $\begin{aligned} \mathrm{md} 84 & <=\mathrm{mt} 83 ; \\ \mathrm{md} 85 & <=\mathrm{mt} 84 ;\end{aligned}$ $\begin{aligned} \operatorname{md} 85 & <=\mathrm{mt} 84 ; \\ \mathrm{md} 86 & <=\mathrm{mt} 85 ;\end{aligned}$ m m $87<=\mathrm{mt} 86$; $; ~$ $\mathrm{md} 88<=\mathrm{mt} 87$; $\mathrm{md} 89<=\mathrm{mt} 88 ;$ md $8 \mathrm{~A}<=\mathrm{mt} 89$; $\mathrm{md} 8 \mathrm{~B}<=\mathrm{mt} 8 \mathrm{~A}$ $\mathrm{md} 8 \mathrm{C}<=\mathrm{mt} 8 \mathrm{~B}$ $\begin{aligned} \mathrm{md} 8 \mathrm{D} & <=\mathrm{mt} 8 \mathrm{C} \\ \mathrm{md} 8 \mathrm{E} & =\mathrm{mt} 8 \mathrm{D}\end{aligned}$
$\mathrm{md} 8 \mathrm{~F}<=\mathrm{mt} 8 \mathrm{E}$
$\mathrm{nd} 90<=\mathrm{mt8F}$
$\begin{aligned} \mathrm{md} 91 & <=\mathrm{mt} 90 \\ \mathrm{md} 92 & <=\mathrm{mt} 91\end{aligned}$
$\mathrm{md} 92<=\mathrm{mt91}$
$\mathrm{md} 93<=\mathrm{mt9}$
$\mathrm{md} 93<=\mathrm{mt9} 2$
$\mathrm{md} 94<=\mathrm{mt} 93$
$\mathrm{md} 95<=\mathrm{m}$ 9 94
$\mathrm{md} 96<=\mathrm{m} 495$;
--RCOLLECT
$\operatorname{md} 97<=\mathrm{mt} 9$ and ess_bar and dec_macop(4)
$\operatorname{md98}<=\mathrm{mt97}$;
$\mathrm{md} 99<=\mathrm{mt} 98 ;$
$\mathrm{md} 9 \mathrm{~A}<=\mathrm{mt} 99$ $\begin{aligned} & \mathrm{md} 9 \mathrm{~A} \\ & \mathrm{~m}\end{aligned}=\mathrm{mt}=\mathrm{m} \mathrm{A}$; $\mathrm{md} 9 \mathrm{C}<=\mathrm{mt9}$; ; $\mathrm{md} 9 \mathrm{D}<=\mathrm{mt9}$; ; $\mathrm{md} 9 \mathrm{E}<=\mathrm{mt9}$; ; md9F $<=$ m 9 E ; $\operatorname{mdA} 0<=\mathrm{mt} 9 \mathrm{~F}$; mdA $1<=m$ miA
$\operatorname{mdA} 2<=m t A 1$ $\begin{array}{ll}\operatorname{mdA} 2 & =\mathrm{mtA} 1 \\ \text { mdA } 3 & <=\text { mtA } 2\end{array}$ $\begin{array}{ll}\mathrm{mdA} 3 & <=\mathrm{mtA} 2 \\ \text { mdA } 4<=\mathrm{mtA} 3\end{array}$ mdA $5<=\mathrm{mtA} 4$ mdA6 $<=$ mtA5;
mdA $7<=\mathrm{mtA} 6$
mdA $8==$ mtA 7 ;
mdA $9<=m t A 8$
dAA $<=$ mtA $9 ;$
$\mathrm{nAB}<=\mathrm{mtAA}$;
$\mathrm{mdAD}==\mathrm{mtAC} ;$
$\mathrm{dAE}<=\mathrm{mt} A \mathrm{D}$
$\operatorname{mdAF}<=\mathrm{mtAF}$
$\mathrm{mdB} 0<=\mathrm{mtAF}$
$\operatorname{mdB} 1<=m t B 0 ;$
$\mathrm{mdB} 2<=\mathrm{mtB} 1 ;$
$\mathrm{mdB} 3<=\mathrm{mtB} 2$
$\mathrm{mdB} 4<=\mathrm{mtB3}$
$\mathrm{mdB} 5<=\mathrm{mtB4}$ $\mathrm{mdB} 6<=\mathrm{mtB5}$; $\operatorname{mdB} 7<=\mathrm{mtB}$ $\operatorname{mdB} 8<=\mathrm{mtB} 7$; $\operatorname{mdB} 9<=\mathrm{mtB} 8$; $\begin{array}{ll}\mathrm{mdB} \\ \mathrm{mdBA} & <=\mathrm{mtB} 9 \\ \text {; }\end{array}$ $\operatorname{mdBB}<=\mathrm{mtBA}$ $\mathrm{mdBC}<=\mathrm{mtBB}$ $\operatorname{maBD}<=\mathrm{mbC} ;$ $\operatorname{mdBF}<=\mathrm{mtBE}$; $\mathrm{mdBF}<=\mathrm{mtBE}$,
$\mathrm{mdC} 0<=\mathrm{mtBF} ;$ $\mathrm{mdCl}<=\mathrm{mtC} 0$; $\mathrm{mdC} 2<=\mathrm{mtCl}$; $\mathrm{mdC} 3<=\mathrm{mtC} 2$; $\operatorname{mdC} 4<=\mathrm{mtC} 3$;

```
mdC5<=mtC4
maC5<= mtC4;
mdC < < mtC5;
mdC8<= mtC7
mC
mCA}<=\textrm{mtC};
mdCB}<==\textrm{mtCA
mdCD <= mtCC
mdCE <= mtCD;
mdCF}<==\textrm{mtCE}
mdD0<= mtCF;
mdD1<= mtD0;
mdD2<= mtD1;
mdD3<= mtD2;
mdD5 <= mtD4;
mdD6<= mtD5;
mdD7 < = mtD6;
mdD8<=mtD7
mdD9 < = mtD8
mdDA < mtD9
mdDB <= mtDA;
mdDC <= mtDB
mmDC < = mDD;
mdDD < = mtDC
mdDF <= mtDE;
```


## - Output equations

```
acctl < \(=\) artespr or mt 0 or \(\mathrm{mt4}\) or \(\mathrm{mt5}\) or mt 7 or mt 8 or mtA or mtB or mtC or \(\mathrm{mt2D}\) or \(\mathrm{mt47}\) or mt 6 A or nt97:
\(\mathrm{fm} 0<=\) startespr;
\(\mathrm{fm} 1<=\mathrm{mt} 0 ;-\) IN
\(\mathrm{m} 2<=\mathrm{mt} 4\) or mtA; -- ABORT2 for example
\(\mathrm{m} 3<=\mathrm{mt} 7\); -- FWD
\(\mathrm{mO}<=\mathrm{mt5}\) or mt 8 or \(\mathrm{mtB} ;-\) - OUT
\(\mathrm{fmT}<=\mathrm{mtC}\);
\(\mathrm{fmF}<=\mathrm{mt2D}\);
\(\mathrm{fmC}<=\mathrm{mt47}\);
\(\mathrm{fmA}<=\mathrm{mt} 6 \mathrm{~A} ;\)
\(\mathrm{fmRC}<=\mathrm{mt} 97\)
ncr \(\mathrm{pcl}<=\mathrm{mtC}\) or mtD or mtE or mtF or \(\mathrm{mt10}\) or \(\mathrm{mtl1}\) or \(\mathrm{mt12}\) or \(\mathrm{mt13}\) or 14 or \(\mathrm{mt15}\) or \(\mathrm{mt16}\) or \(\mathrm{mt1}\)
```



``` mt 24 or mt 26 or mt 27 or mt 28 or mt 29 or mt 2 A or mt 2 B or \(\mathrm{mt2C}\) or \(\mathrm{mt2}\) or mt 2 A or mt 3 B or mt 3 C or mt 31 or mt 32 or mt 33 or mt 34 or mt 35 or \(\mathrm{mt36}\) or \(\mathrm{mt37}\) or mt 38 or \(\mathrm{m} t 4\) or mt4 or \(\mathrm{mt48}\) or \(\mathrm{mt49}\) or \(\mathrm{mt3D}\) or \(\mathrm{mt3E}\) or \(\mathrm{mt40}\) or \(\mathrm{mt41}\) or \(\mathrm{mt42}\) or \(\mathrm{mt43}\) or \(\mathrm{mt44}\) or \(\mathrm{mt45}\) or mt 4 t 52 or \(\mathrm{mt53}\) or \(\mathrm{mt54}\) or \(\mathrm{mt55}\) or
```



```
\(\mathrm{mt56}\) or \(\mathrm{mt57}\) or \(\mathrm{mt58}\) or . mt . \(\mathrm{mt6}\) or \(\mathrm{mt68}\) or mt69 or mt6A or mt6B or
```



``` mt 78 or mt 79 or mt 7 A or \(\mathrm{mt7B}\) or \(\mathrm{mt7C}\) or \(\mathrm{mt7D}\) or \(\mathrm{mt7E}\) or \(\mathrm{mt7F}\) or \(\mathrm{mt8}\) or \(\mathrm{mt8D}\) or \(\mathrm{mt8E}\) or \(\mathrm{mt90}\) or mt 84 or mt 85 or mt 86 or mt 87 or mt 88 or mt 89 or \(\mathrm{mt8A}\) or \(\mathrm{mt98}\) or \(\mathrm{mt99}\) or \(\mathrm{mt9A}\) or \(\mathrm{mt9B}\) or \(\mathrm{mt9C}\) or mt 91 or mt 92 or mt 93 or mt 94 or \(\mathrm{mt95}\) or \(\mathrm{mt96}\)
```

mt9D or $\mathrm{mt9E}$ or mt 9 F or mtA 0 or mtA1 or mtA2 or mtA3 or mtA 4 or mtA5 or mtA 6 or mtA or mtA8 or mtA or mtAA or mtAB or mtAC or mtAD or mtAE or mtAF;
ncr_pc3 <= mtB 0 or $\mathrm{mtB1}$ or mtB 2 or $\mathrm{mtB3}$ or mtB 4 or $\mathrm{mtB5}$ or $\mathrm{mtB6}$ or mtB 7 or $\mathrm{mtB8}$ or $\mathrm{mtB9}$ or mtBA or mtBB or mtBC or mtBD or mtBE or mtBF or mtC 0 or mtCl or mtC 2 or mtC 3 or mtC 4 or mtCS or $\mathrm{mlC6}$ r mtC 7 or mtC 8 or mtC 9 or mtCA or mtCB or mtCC or mtCD or mtCE or mtCF or $\mathrm{mtD0}$ or $\mathrm{mtD1}$ or mtD 2 or mtD 3 or mtD 4 or mtD 6 or mtD 7 or mtD 8 or mtD 9 or mtDA or mtDB or mtDC or mtDD or mtDE or mt25 or mt3F or mt62 or mt87 or mtD5;
cr $\mathrm{pc}<=$ incr pc 1 or incr pc 2 or incr pc3;
end architecture macctrl beh;
-- For getting fmmactrlr address for specific macro and micro instructions
library IEEE;
use IEEE.std_logic_1164.all;
entity fmm is
port(fm0in, fmlin, fm2in, fm3in, fmOin, fmTin, fmFin, fmCin, fmAin, fmRCin: in std_logic;
fmmactrrrout: out std_logic_vector( 15 downto 0 ));
end entity fmm;
architecture fmm_beh of fmm is
signal fmsig: std_logic_vector( 9 downto 0 )
begin
$\mathrm{fmsig}<=\mathrm{fm} 0 \mathrm{in} \& \mathrm{fml}$ in \& fm2in \& fm3in \& fmOin \& fmTin \& fmFin \& fmCin \& fmAin \& fmRCin;
process(fmsig) is
begin
case fmsig is
when " 1000000000 " $=>$ fmmactrlrout $<=($ others $=>~ ' 0$ '); -- address 0 for IN
when "0100000000" $\Rightarrow>$ fmmactrlrout $<=" 0000000000000001$ "; --1 for IN
when "0010000000" $=>$ fmmactrlrout $<=" 0000000000000010 " ;--2$ for Abort 2
when "0001000000" $=>$ fmmactrlrout $<==0000000000000015 ;$;-- 3 for Fwd
when " $0000100000 "=>$ fmmaccrlrout $<=" 0000000000000101 " ;--5$ for THRESH
when " 0000010000 " $=>$ fmmactren


when " 0000000010 " $=>$ fmmactrlrout $<=" 0000000001100011$ "; ;-6 63 for RCHLD when $0000000001=>$ fmmactrirout <= 0001001 ; idsess 22 for NOP address 22 for NOP
end case;
end process;
end architecture fmm beh;

## -- 3to8 Decode

促rary
use IEEE.std_logic_1164.all
use IEEE.std_logic_arith.all,

entity dec 3 to 81 is
ort(inp: in std logic vector $(2$ downto 0$)$.
outp out std logic vector(7 downto 0));
end entity dec 3to81;

## process

begin
case inp is
when "000" $=>$ outp $<=$ "00000001";
when "001" $=>$ outp $<=$ "000000010";
hen " 010 " $=>$ outp <= "00000100";
when "011" $=>$ outp $<=$ "00001000";
when "100" $=>$ outp $<=$ "00010000";
when "101" $=>$ outp $<=$ "00100000";
when "110" $=>$ outp $<=$ "01000000";
when " 111 " $\Rightarrow$ outp $<=$ " 10000000 ";
when others $\Rightarrow>$ outp $<=($ others $=>$ ' 0 ').
nd case;
end architecture dec 3 to81 beh;
8. Instruction Memory Initialization
-Instruction Memory for 'COUNT' Macro Instruction
ibrary IEEE;
use IEEE.std_logic_1164.all;
--synopsys translate off;
library unisim;
use unisim.vcomponents.
entity INSTMEM is
port(clk, we, en, rst: in std_logic
addr: in std_logic_vector(7 downto 0);
inst in: in std_logic vector(63 downto 0); ${ }^{2}$ ); end entity INSTMEM;
architecture behavioural of INSTMEM is
component RAMB4_S16 is
port(ADDR: in std_lo
CLK: in std_logic;
D: in std_logic vector( 15 downto 0)
EN, RST, WE: in std logic);
end component RAMB4 ${ }^{-}$S16;
attribute INIT_00: string; attribute INIT-01: string; attribute INIT_02: string; attribute INIT-03: string; attribute INIT-04: string; attribute INIT 05 : string; attribute INIT_06: string; attribute INIT 07 : string; attribute INIT_08: string,
attribute INIT_09: string;
tribute INIT_09: string attribute INIT-0B: string attribute INIT_0C: string; attribute INIT_0D: string ttribute INIT_0E: string ttribute INIT- 0 F: string
ttribute INIT_00 of Instram0 : label is
" 000000000000006 C00000000C0000000000 10400000000000000000004000000000 "; attribute INIT_01 of Instram0 : label is
$0000000005 \overline{4} 00800000000000000000009000000014000000000080000000000$ "; attribute INIT_02 of Instram0 : label is
0000000000000000000000000000000000000000000000000000000000000000 " ttribute INIT_03 of Instram0 : label is
"000000000000 attribute
attribute INIT 05 of Instram 0 : label is
attribute INIT_06 of Instram0 : label is attribute INIT 07 of Instram0 $:$ label is
0000000000-0 0 . tribute INIT 08 of Instram0 : label is
' 000000000000000000000000000000 attribute INIT 0A of Instram0 : label is
" $00000000000000000000000000000000000000000000000000000000000000 " ;$ attribute INIT_0B of Instram0 : label is
is 0000000000000000000000000000000 "; attribute INIT_OC of Instram0 : label is
 " 00000000000000000000000000000000000000000000000000000000000 attribute INIT 0E of Instram0 : label is
attribute INIT_OF of Instram0 $:$ label is
, attribute INIT_00 of Instram $1:$ label is
" 0100000000000000800000000000000000000000810001000100010000000000 "; attribute INIT_01 of Instram 1 : label is attribute INIT 02 of Instram1 : label is
"0000000000000000000000000000000000000000000000000000000000000"; attribute INIT_03 of Instram1 : label is
attribute INIT_04 of Instram1 : label is
"0000000000000000000000000000000000000000000000000000000000000000"; attribute INIT_05 of Instram1 : label is

0000000000000000000000000000000000000000000 "; traml : label is atribute INIT 07 of Instram1 : label is
,
$0000000000000000000000000000000000000000000000000000000000000000^{"}$ attribute INIT_0A of Instram1 : label is
0000000000000000000000000000000
ttribute INIT 0 B of Instram 1: label is
tribute INIT OC I Intral • label is 0000000000000000000000000000000
ttribute INIT_OD of Instram1 : label is 0000000000000000000000000000000
Intic IN OE Instram1 : label is 0000000000000000000000000000000
${ }^{2}$
attribute INIT_00 of Instram 2 : label is
0001000000000000004100600000000000000041000100601800000000000000 "; attribute INIT_01 of Instram2 : label is
0000000000000000004100000000000028000001000000000000000000410001 " attribute INIT_02 of Instram2 : label is
0000000000000000000000000000000000000000000000000000000000000000 "; ttribute INIT_03 of Instram2 : label is attribute INIT 04 of Instram 2 : label is attribute INIT_05 of Instram2 : label is " $0000000000000000000000000000000000000000000000000000000000000000 "$ attribute INIT_06 of Instram2 : label is "000000000000000000000000000000000000000000000000000000000000000", attribute INIT 07 of Instram2 : label is "0000000000000000600000000000000000000000000000000000000000000000"; attribute INIT 08 of Instram2 : label is attribute INIT_09 of Instram2 : label is "000000000000000000000000000000
" 000000000000000000000000000000000000000000000000000000000000000 ", attribute INIT_OB of Instram2 : label is " $0000000000000000000000000000000000000000000000000000000000000000 " ;$ attribute INIT OC of Instram2 : label is attribute INIT 0D of Instram 2 : label is attribute INIT 0E of Instram 2 : label is
, " 00000000000000000000002 label is
.
attribute INIT 00 of Instram 3 : label is
" "2C800000000080007805403 : label is
" 00000000700084007 C0000000000140064041CA054800000000084007C001C04"; attribute INIT_02 of Instram3 : label is
00000000000000000000000000000000000000008000 C 000000000008008800 ";
trribute INIT 05 of Instram3 : label is ttribute INIT 06 of Instram3 : label is
tribute INIT_06 of Instram3 : label is 0000000000000000000000000000000
" 00000000000000000000000000000000000
attribute INIT_08 of Instram3 : label is
" 0000000000000000000000000000000
attribute INIT_09 of Instram3 : label is
trribute INIT_09 of Instram3 : label is "00000000000000000000000000000000
0000000000000000000000000000000

attribute INIT_0C of Instram3 : label is
" 000000000000000000000000000000000
attribute INIT OD of Instram3 : label is
" 0000000000000000000000000000000
atribute INIT-OE of Instram3 : label is atribute INIT OF of Instram 3 : label is
" 00000000000000000000000000000000000000000000000000000000000000000 "
begin
Instram0: RAMB4_S16
--synopsys translate_of
GENERIC MAP (
INIT_00 $=>$ X" $00000000000006 \mathrm{C} 0000000 \mathrm{C} 00000000010400000000000000000004000000000^{0}$ INIT $01 \Rightarrow$ X" 0000000005400800000000000000000009000000014000000000080000000000 ", INIT- $02 \Rightarrow$ X" $^{2} 000000000000000000000000000000000000000000000000000000000000000$ INIT $03=>$ X" 0000000000000000000000000000000000000000000000000000000000000000 INT $04=>$ X" 00000000000000000000000000000000000000000000000000000000000000000 INIT $05=>$ X" 0000000000000000000000000000000000000000000000000000000000000000 INIT_06 => X"00000000000000000000000000000000000000000000000000000000000000000 INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000"
 INIT_ $09=>$ X" 00000000000000000000000000000000000000000000000000000000 INIT_0A $\Rightarrow$ X 20000000000000000000000000000000000 $\Rightarrow$ BIT $\Rightarrow \gg$ X" 0000000000000000000000000000000000000000000000000000000000000000 INIT- $0 \mathrm{D} \Rightarrow$ X" $^{2} 0000000000000000000000000000000000000000000000000000000000000000$ INIT- $0 \mathrm{E} \Rightarrow>$ X" $000000000000000000000000000000000000000000000000000000000000000000^{\prime \prime}$ NIT 0 F $\Rightarrow>$ X" $^{2} 00000000000000000000000000000000000000000000000000000000$ --synopsys translate on
ort map(ADDR $\Rightarrow$-addr, CLK $=>$ clk, $\mathrm{DI}=>$ inst in( 15 downto 0 ), DO $=>$ inst out( 15 downto 0 ), $\mathrm{EN}=>$ en, RST $=>\mathrm{rst}$, WE=>we);
Instram1: RAMB4_S16
-synopsys translate
$00000008000000000000000000810001000100010000000000^{\prime \prime}$, INIT- $02=>$ X" $000000000000000000000000000000000000000000000000000000000000000000^{\prime \prime}$

 INIT-06 $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 INIT_07 $\Rightarrow>$ X" 00000000000000000000000000000000000000000000000000000000000000000 " INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000" NIT-09 $\Rightarrow>$ X" $00000000000000000000000000000000000000000000000000000000000000000^{\prime \prime}$ NIT-OA $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", NIT $0 \mathrm{C}=>$ X" $00000000000000000000000000000000000000000000000000000000000000000 "$, NIT 0 - $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 , II $0 \mathrm{D} \Rightarrow$ X" 0000000000000000000000000000000000000000000000000000000000000000 , NIT 0F $=>$ X" 00000000000000000000000000000000000000000000000000000000000000000 ") -synopsys translate_on RST $=>$ rst, WE=>we);

Instram2: RAMB4 S16
-synopsys translate
NIT $00=>$ X" $0001000000000000004100600000000000000041000100601800000000000000 "$ ", NIT-01 $\Rightarrow>$ X" $0000000000000000004100000000000028000001000000000000000000410001 "$ ", INIT_02 $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT-_3 $=>$ X" 0000000000000000000000000000000000000000000000000000000000000000, , INIT-04 $=>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ,", NIT_ $05=>$ X"0000000000000 NIT-06 $\Rightarrow>$ X $0000000000000000000000000000000000000000000000000000000000000000 "$ ", NIT $08 \Rightarrow$ X" 00000000000000000000000000000000000000000000000000000000000000000 ", NIT $08 \Rightarrow$ P 09 X" 00000000000000000000000000000000000000000000000000000000000000000000 ", INIT $0 \mathrm{~A} \Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT_OB $\Rightarrow>$ X" $00000000000000000000000000000000000000000000000000000000000000000^{\prime \prime}$ INIT_OC $\Rightarrow>$ X" 00000000000000000000000000000000000000000000000000000000000000000000000000
 INIT-0E $\Rightarrow>$ X" $^{-0} 000000000000000000000000000000000000000000000000000000000000000000000000$ --synopsys translate on
-synopsys translate_on CLK $=>$ clk, DI=>inst_in(47 downto 32), DO $=>$ inst_out(47 downto 32), EN=>en, RST=>rst, WE=>we);

Instram3: RAMB4_S16
--synopsys translate
GENT MAP ( NH_-00 => X"2C80000000008000780054000000000084041CA054800000000084007C001C04" INT ${ }^{-1} \Rightarrow>$ X" 000000000000000000000000000000000000000008000 C 000000000008008800 INIT-02 $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT $04=>$ X" 0000000000000000000000000000000000000000000000000000000000000000 INIT $05 \Rightarrow$ X" $^{2} 000000000000000000000000000000000000000000000000000000000000000000$


 NIT_09 $\Rightarrow \gg$ X" 0000000000000000000000000000000000000000000000000000000000000 NIT_0A => X"00000000

INIT_0B $=>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT $0 \mathrm{C}=>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT - OD $\Rightarrow$ X" 00000000000000000000000000000000000000000000000000000000000000 INIT $0 \mathrm{E}=>$ X" 0000000000000000000000000000000000000000000000000000000000000000000 " INIT 0 - $\Rightarrow>$ X" $^{2} 000000000000000000000000000000000000000000000000000000000000000$ ")
synopsys translate_on port map(ADDR $=>$ addr
RST $=>$ rst,
WE= end architecture behavioural;
--Instruction Memory for 'COMPARE' Macro Instruction
library IEEE
use IEEE.std_logic_1164.all;
-synopsys translate_off;
brary unisim;
se unisim.vcomponents.all;
synopsys translate on;
entity INSTMEM is
port(clk, we, en, rst: in std logic;
addr: in std_logic_vector(7 downto 0);
inst in: in std logic_vector( 63 downto 0$)$;
inst out: out std logic vector( 63 downto 0$)$ );
end entity INSTMEM;
architecture behavioural of INSTMEM is
omponent RAMB4 S16 is
port(ADDR: in std logic vector(7 downto 0);
CLK: in std logic
DI: in std_logic_vector( 15 downto 0);
DO: out std logic vector( 15 downto 0);
EN, RST, WE: in std logic)
end component RAMB4 S16
attribute INIT 00: string; attribute INIT_01: string; attribute INIT 02 : string; attribute INIT-02: string;
attribute INIT-03: string; attribute INIT_04: string; attribute INIT_05: string; attribute INIT-06: string; attribute INIT_07: string; attribute INIT-08: string; attribute INIT- 09 : string; attribute INIT-0A: string; attribute $\operatorname{INIT-0B:~string,~}$
attribute INIT 0C: string; attribute INIT_-0C: string;
attribute INIT 0D: string; attribute INIT-0D: string, attribute INIT_OF: string;
ttribute INIT 00 of Instram 0 : label is
attribute INIT_00 of Instram0 0 : label is
" $0000014000 \overline{0} 00540000000 \mathrm{C} 0000000000000000000$
attribute INIT 01 of Instram0 : label is " 00000000000000000000000000000780000000000140000000000000054001 C 0 "; attribute INIT_02 of Instram0 : label is
" $0000000000000000000000000000000000000000000000000000000000000000 "$ ", attribute INIT 03 of Instram0 0 label is
" 0000000000000000000000000000000000000000000000000000000000000000 ", attribute INIT_04 of Instram $0:$ label is
" 00000000000000
" 0000 SIT $0500000000000000000000000000000000000000000000000000 "$

attribute INIT 06 of Instram0 : label is
" 00000000000000000000000000000000 on
attribute INIT_07 of Instram0 : label is
attribute INIT_07 of Instram0 : label is
(nstram0 : label is attribute INIT_ 08 of Instram0 : label is
 0000000000000000000000000 O
" 000000000000000000000000000000000
attribute INIT_0A of Instram0 : label is tribute INIT 0B of Instram0 : label is
$000000-000000000000000000$ " 0000000000000000000000000000000
attribute INIT OC of Instram0 : label is
20000000 attribute INIT OD of Instram0 : label is
00000000000000000000000000000000
atribute INIT OE of Instram0 : label is 0000000000000000000000000000000
attribute INIT OF of Instram0 0 label is
00000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_00 of Instram1 : label is
" 010001000000000000000000000000000000000000000000000000000000000 "; attribute INIT 01 of Instram1 : label is 000000000000000000000000000000 attribute INIT 03 of Instram1 : label is
"0000000000000000000000000000000000000000000000000000000000000000"; attribute INIT_04 of Instram1 : label is
"0000000000000000000000000000000000000000000000000000000000000000"; attribute INIT_05 of Instram1 : label is attribute INIT_06 of Instram1 : label is " 000000000000000000000000000000000 attribute INIT_07 of Instram $1:$ label is
, attribute INIT_08 of Instram1 : label is 0000000000000000000000000000000000000000000000000000000000000 "; attribute INIT 09 of Instram1 : label is
" $0000000000 \overline{0} 0000000000000000000000000000000000000000000000000000 " ;$ attribute INIT OA of Instraml : label is " 000000000000000000000000000000 is

attribute INIT_OC of Instram1 : label is
0000000000000000000000000000000 " tribute INIT OD of Instram $1:$ label is
0000000000000000000000000000000
ttribute INIT 0 E of Instram1 : label is 0000000000000000000000000000000 00000000000000000000000000000000000000000000000000000000000000000 ";
attribute INIT_00 of Instram 2 : label is
" $0001000000 \overline{0} 00000004100600000000000000000000000000000000000000000 " ;$ ttribute INIT 01 of Instram $2:$ label is
" $00000000000000000000000000000000000410001000000000000000042800000 " ;$ attribute INIT_02 of Instram2 : label is 0000000000000000000000000000000
2000 attribute INIT 04 of Instram 2 : label is
" 00000000000000000000000000000000000000000000000000000000000000000 "; attribute INIT_05 of Instram 2 : label is
" 00000000000000000000000000000000 attribute INIT_06 of Instram2 : label is " 0000000000000000000000000000000
attribute INIT 07 of Instram2 : label is attribute INIT 07 of Instram2 : label is " 0000000000000000000000000000000
attribute INIT 08 of Instram2 2 label is attribute INIT 08 of Instram2 : label is " 00000000000000000000000000000000
"0ttribute INIT 09 of Instram 2: label is
attribute INIT OA of Instram2 : label is attribute INIT_OB of Instram2 : label is
" $00000000000000000000000000000000000000000000000000000000000000 " ;$ attribute INIT_OC of Instram2 : label is
" $00000000000000000000000000000000000000000000000000000000000000 " ;$ attribute INIT_OD of Instram $2:$ label is
attribute INIT OE of Instram2 : label is
" 00000000000000000000000000000000
"000000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_00 of Instram3 : label is
"1C8054A000008000780054000000000000000000000000000000000000000400"; attribute INIT 01 of Instram 3 : label is " 080088000000000008000 C 00000084 "000000000000000000000000000000
attribute INIT_03 of Instram 3 : label is
" 000000000000000000000000000001
attribute INIT 04 of Instram3 3 label is
attribute INIT_04 of Instram3 : label is 00000000000000000000000000001
attribute INIT_05 of Instram3 : label is
"0000000000000000000000000000000000000000000000000000000000000000"; atribute INIT 06 of Instram 3 : label is
attribute INIT 06 of Instram 3 : label is
ttribute INIT 09 of Instram3 : label is 00000000000000000000000000000000
attribute INIT_OA of Instram 3 : label is attribute INIT 0B of Instram3 : label is
an Instram3 $:$ label is tribute INIT OC of Instram 3 : label is 0000000000000000000000000000000
attribute INIT_OD of Instram3 : label is
ttribute INIT_OE of Instram3 : label is
$0000000000 \overline{0} 00000000000000000000000000000000000000000000000000000$ "; attribute INIT_OF of Instram3 : label is
 begin

Instram0: RAMB4_S16
--synopsys translate
INIT_00 $=>$ X" 0000014000000540000000 C 00000000000000000000000000000000000000000 ", INIT_01 $\Rightarrow$ > X" 000000000000000000000000000000780000000000140000000000000054001 C 0 " INIT_02 $=>$ X" 00000000000000000000000000000000000000000000000000000000000000000 ", $\begin{aligned} & \text { INT_0 } \\ & \text { INIT_- } 3\end{aligned} \Rightarrow>$ X" $00000000000000000000000000000000000000000000000000000000000000000 "$ ", INIT_04 $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT_ $05=>$ X" 00000000000000000000000000000000000000000000000000000000000000000 ", INIT_06 $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT_07 $\Rightarrow>$ X" 00000000000000000000000000000000000000000000000000000000000000000 ", INIT-08 $=>$ X" 00000000000000000000000000000000000000000000000000000000000000000 ", INIT-09 $=>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT-0A $\Rightarrow>$ X" $00000000000000000000000000000000000000000000000000000000000000000^{\prime \prime}$ INIT_0B $\Rightarrow>$ X" 00000000000000000000000000000000000000000000000000000000000000000000000000 INIT-0D $=>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INTI $0 \mathrm{E}=>$ X" 0000000000000000000000000000000000000000000000000000000000000000 INI-OL $\Rightarrow$ X --synopsys translate_on port m RST $=>\mathrm{rst}$, WE=>we);

Instram 1: RAMB4_S16
--synopsys transla (
INIT $00=>$ X" $0100010000000000800000000000000000000000000000000000000000000000^{\prime \prime}$ INIT-00 $01=>$ X" 00000000000000000000000000000000000008000010000000000000000000080 ", INIT_02 $=>$ X" 0000000000000000000000000000000000000000000000000000000000000000
 INIT_04 $=>$ X" 000000000000000000000000000000000000000000000000000000000000000000 " INIT $05 \Rightarrow$ X" $^{2} 0000000000000000000000000000000000000000000000000000000000000000$ INIT-06 $\Rightarrow>$ X" 000000000000000000000000000000000000000000000000000000000000000000000 INIT_ $07=>$ X" 0000000000000000000000000000000000000000000000000000000000000000000 ", INIT 09 => X" 000000000000000000000000000000000000000000000000000000000000000

NIT $0 \mathrm{~A} \Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", NIT 0B $=>$ X" 0000000000000000000000000000000000000000000000000000000000000000 " NIT $^{-} 0 \mathrm{C} \Rightarrow$ X" $^{\prime \prime} 0000000000000000000000000000000000000000000000000000000000000000 "$, NIT_OD => X"0000000000000000000000000000000000000000000000000000000000000000 NIT_DE $\Rightarrow>$ X" $^{2} 00000000000000000000000000000000000000000000000000000000000000000$ ", _-OF $\Rightarrow$ X 0000000000000000000000000000000000000000000000000000000000 --synopsys translate_on $\quad$ and $=>$ clk, DI $=>$ inst in(31 downto 16 ), DO=>inst out(31 downto 16 ), $\mathrm{EN}=>$ en, RST $=>$ rst, WE=>we);

Instram2: RAMB4_S16
-synopsys translate
GENERIC MAP (
INIT_00 $\Rightarrow>$ X"0001000000000000004100600000000000000000000000000000000000000000", NIT_01 $\Rightarrow>$ X" 00000000000000000000000000000000004100010000000000000000428000000 ", NIT $02=>$ X" 00000000000000000000000000000000000000000000000000000000000000000 ", NIT 04 => X"00000000000000000000000000000000000000000000000000000000000000000", INIT 05 => X" $0000000000000000000000000000000000000000000000000000000000000000 "$, INIT-06 $\Rightarrow>$ X" $0000000000000000000000000000000000000000000000000000000000000000 "$ ", NIT_-07 $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT-08 $=>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT-09 $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT-10A $\Rightarrow>$ X" $0000000000000000000000000000000000000000000000000000000000000000 "$, INIT_OB $=>$ X" 00000000000000000000000000000000000000000000000000000000000000000 ", INIT- OD $\Rightarrow>$ X" 00000000000000000000000000000000000000000000000000000000000000000 " INIT $0 \mathrm{E} \Rightarrow>$ X" 00000000000000000000000000000000000000000000000000000000000000000 ", INIT- OF $\Rightarrow>$ X" 000000000000000000000000000000000000000000000000000000000000000000 " --synopsys translate_on
 port map(ADDR $=>$ addr
RST $=>$ rst, WE

Instram3: RAMB4_S16
--synopsys translate_o
GENERIC MAP (
INIT $00=>$ X" 1 C8054A000008000780054000000000000000000000000000000000000000400",
 INIT_02 $=>$ X" $000000000000000000000000000000000000000008000 C 000000000008008800$, INIT_03 $=>$ X" 0000000000000000000000000000000000000000000000000000000000000000 INIT_ 04 => X" 0000000000000000000000000000000000000000000000000000000000000000000000000 INIT- $05 \Rightarrow$ X" $^{2} 00000000000000000000000000000000000000000000000000000000000000000$ INIT_ $06=>$ X" 00000000000000000000000000000000000000000000000000000000000000000000000 " INIT_07 $\quad$ => X"000000000000000000000000000000000000000000000000000000000000000000000000",
 INIT- $09=>$ X"0000000000 INIT-0B $\Rightarrow>$ X" $00000000000000000000000000000000000000000000000000000000000000000^{\prime \prime}$ INIT_0C $\Rightarrow>$ X" $000000000000000000000000000000000000000000000000000000000000000000 "$
 INIT_0E => X"000000000000000000000000000000000000000000000000000000000000000000 INIT_OF $\Rightarrow>X^{\prime \prime} 00000$

- synopsys translate_on $\quad$ _LK $\Rightarrow$ clk, DI $=>$ inst in(63 downto 48), DO $\Rightarrow$ inst_out(63 downto 48 ), EN $=>$ en port map(ADDR $=>$ ad
end architecture behavioural;
ibrary IEEE;
use IEEE.std_logic_1164.all;
-synopsys tran
se unisim.vcomponents.all
--synopsys translate on;
entity INSTMEM is
port(clk, we, en, rst: in std logic
addr: in std_logic_vector(7 downto 0);
inst in: in std_logic_vector(63 downto 0);
inst_out: out std_logic_vector(63 downto 0 ); ; and entity INSTMEM;
architecture behavioural of INSTMEM is
component RAMB4_S16 is
port(ADDR: in std logic vector(7 downto 0)
CLK: in std_logic;
DI: in std logic vector( 15 downto 0);
DO: out std logic _vector( 15 downto 0 )
EN, RST, WE: in std_logic);
attribute INIT 00 : string;
attribute INIT_00: string;
attribute INIT 01: string; attribute INIT 02: string; attribute INIT_03: string; attribute INIT_04: string; attribute INIT-05: string; attribute INIT-06: string; attribute INIT_07: string; attribute INIT-08: string; attribute INIT_- $^{-} 09$ : string; attribute INIT-0A: string; attribute INIT 0B: string; attribute INIT_0C: string, attribute INIT_0D: string attribute INIT_0E: string; attribute INIT_0F: string;
attribute INIT 00 of Instram 0 : label is
"01C0000000000640000000C00000000010400000000000000000004000000000" attribute INIT 01 of Instram 0 : label is
" 00000000001400000000000000000000007 C 007 C 0024000000140000007400000 " attribute INIT_02 of Instram0 $:$ label is
[0000064000000000000000000640" attribute INIT_03 of Instram 0 : label is
00000000000000000000000000000000000000000000000000000000000000 "; ttribute INIT_04 of Instram0 : label is
0000000000 of Instram $0:$ label is
[000000000000000000000000000000"

$0000000000 \overline{0} 00000000000000000000000000000000000000000000000000000$ "; ttribute INIT 08 of Instram $0:$ label is
0000000000000000000000000000000000000000000000000000000000000000 "; attribute INIT_09 of Instram $0:$ label is "0000000000000000000000000000000000000000000000000000000000000000"; attribute INIT_0A of Instram $0:$ label is
0000000000000000000000000000000000000000000000000000000000000000"; ttribute INIT_OB of Instram0 : label is attribute INIT OC of Instram0 : label is $000000000000000000000000000000^{\prime \prime}$; 0000000000000000000000000000000
attribute INIT OD of Instram 0 : label is attribute INIT_OE of Instram0 $:$ label is
00000 " 0000000000000000000000000000000
attribute INIT-OF of Instram0: label is ${ }^{2} 00000000000000000000000000000000000000000000000000000000000000$ ";
attribute INIT_00 of Instram1 : label is
" 0000000000000000800000000000000000000000810001000100010000000000 "; attribute INIT 01 of Instram $1:$ label is
"0000800001000000000000000000000000008000008001000100000000008000"; attribute INIT 02 of Instram1 : label is "0000000000000000000000000000000000000000000000008000010000000000"; attribute INIT 03 of Instram 1 : label is attribute INIT 04 of Instram1 : label is " 000000000000000000000000000000000 attribute INIT_05 of Instram $1:$ label is " 0000000000000000000000000000000000 attribute INIT_06 of Instram1 : label is " 000000000000000000000000000000 attribute INIT 07 of Instram $1:$ label is attribute INIT 08 of Instram1 : label is " 000000000000000000000000000000
attribute INIT 09 of Instram 1: label is
" 0000000000000000000000000000000000000000000000000000000000000000 "; attribute INIT_0A of Instram1 : label is
" 00000000000000000000000000000000 attribute INIT_OB of Instram1 : label is
" $0000000000000000000000000000000000000000000000000000000000000000 "$; attribute INIT OC of Instram1 : label is "000000000000000000000001: label is "000000000000000000000000000000 is
. attribute INIT_OF of Instram1 : label is

tribute INIT 00 of Instram 2 : label is
attribute INIT 00 of Instram2 : label is
attribute INIT_01 of Instram2 : label is
"0082000200000000000000000000000000002002000000020000000000000082"; ${ }^{\text {attribute INIT } 00000000 \text { of Instram } 2: ~ l a b e l ~ i s ~}$ attribute INIT 03 of Instram 2 : label is attribute INIT_03 of Instram 2 : label i
attribute INIT 04 of Instram : la "00000000000000000000000000000 attribute INIT_05 of Instram 2 : label is
"0ttribute INIT_06 of Instram2 2 label is
"atribute INIT_06 of Instram2 : label is - 000000000000000000000000000000 attribute INIT 07 of Instram 2 : label is
"00000000000000000000000000000000000000000000 attribute INIT_08 of Instram 2 : label is
" 0000000000000000000000000000000000000000000000000000000000000000 ". attribute INIT_09 of Instram 2 : label is attribute INIT_0A of Instram $2:$ label is " 0000000000000000000000000000000

 attribute INIT 0C of Instram 2 : label is
"0000000000000000000000000000000000000000000000000000000000000000"; attribute INIT 0D of Instram 2 : label is attribute INIT_OE of Instram2 : label is attribute INIT_0F of Instram2 : label is " 0000000000000000000000000000000000000000000000000000000000000000 ";
attribute INIT 00 of Instram3 : label is
" 5400000000008000780054000000000084007 C 001 C 051 C 0524 A 4208000000400 O attribute INIT 01 of Instram 3 : label is attribute INIT 02 of Instram3 3 label is " 00000000088000 C0058000000000014
attribute INIT_03 of Instram3 3
ather INIT 03 of Instram 3 : label is ttribute INIT 04 f Instram3 : label is
" 0000000000000000000000000000000000000000000000000000000 "; attribute INIT 05 of Instram3 : label is
" 0000000000000000000000000000000000000000000000000000000000000000 "; attribute INIT 06 of Instram 3 : label is
" $0000000000000000000000000000000000000000000000000000000000000000 "$ "; attribute INIT_07 of Instram3 : label is
" 0000000000000000000000000000000000000000000000000000000000000000 "; attribute INIT 08 of Instram3 : label is "000000 attribute attribute INIT_0A of Instram3 : label is
" 0000000000000000000000000000000
" 0000000000000000000000000000000000000000000000000000000000000000 ";
attribute INIT OC of Instram3 : label is
0000000000000000000000000000000000000000000000000000000000000000 " attribute INIT_OD of Instram3 : label is
tribut INIT OE f Instra 3 : libl is $000000000000000000000000000000 "$ 00000000000000000000 attribute INIT_OF of Instram3 : label is
"0000000000000000000000000000000000000000000000000000000000000000";


## begin

Instram0: RAMB4 S16
-synopsys translate
GENERICMAP
NIT $00=>$ X" $01 C 0000000000640000000 \mathrm{C} 00000000010400000000000000000004000000000^{\prime \prime}$ INIT_01 $\Rightarrow>$ X" $0000000001400000000000000000000007 \mathrm{C} 007 \mathrm{C} 0024000000140000007400000^{\circ}$ INIT_02 $\Rightarrow>$ X" 000000000000000001400000000000000 AC 00000064000000000000000000640 ", INIT-03 $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT-04 $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT- $05 \Rightarrow$ X $^{\prime \prime} 0000000000000000000000000000000000000000000000000000000000000000$ ", INIT_06 $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ",
INIT $07 \Rightarrow>$ X" 000000000000000000000000000000000000000000000000000000000 ",
 INIT 09 => X" $00000000000000000000000000000000000000000000000000000000000000000 "$, INIT $0 \mathrm{~A} \Rightarrow>$ X" 00000000000000000000000000000000000000000000000000000000000000000 " INIT_OB => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_OC $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT_OD $\Rightarrow>$ X" 000000000000000000000000000000000000000000000000000000000000000000000
 - -synopsys translate_on $\quad$ IN --synopsys translate_on RST $=>$ rst, WE $=>$ we);

Instram1: RAMB4_S16
--synopsys translate ${ }^{\circ}$
GENERIC MAP (
INIT_00 $\Rightarrow$ X X"0000000000000000800000000000000000000000810001000100010000000000" INIT_01 $\Rightarrow$ > X" 0000800001000000000000000000000000008000008001000100000000008000 " INT-02 $\Rightarrow>X^{\prime \prime} 0000000000000000000000000000000000000000000000008000010000000000$ INIT 03 => X" 0000000000000000000000000000000000000000000000000000000000000000 INIT 04 => X" 0000000000000000000000000000000000000000000000000000000000000000 INIT $05=>$ X" 000000000000000000000000000000000000000000000000000000000000000 INIT_06 $\Rightarrow$ X" $^{2} 0000000000000000000000000000000000000000000000000000000000000000$ INIT_07 => X"000000000000000000000000000000000000000000000000000000000000000000000" INIT- 08 => X" 0000000000000000000000000000000000000000000000000000000000000000000000 " INIT_09 $\Rightarrow$ X X"000000000000000000000000000000000000000000000000000000000000000000000000000" INIT_0A $=>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT - D $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT OD $\Rightarrow>$ X" 000000000000000000000000000000000000000000000000000000000000000 INIT_OE $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000000 ") -synopsys translate_on
rt map(ADDR $=>$ add,$C L K=>$ lk, DI $=>$ inst in(31 downto 16 ), $\mathrm{DO}=>$ inst out(31 downto 16 ), $\mathrm{EN}=>$ en RST $=>$ rst, WE $=>$ we);

Instram2: RAMB4_S16
-synopsys translate_off
GENERIC MAP (
INIT_00 => X"00A0000000000000004100600000000000000041000100601800000000000000", NIT-01 $\Rightarrow>$ X"0082000200000000000000000000000000002002000000020000000000000082", INIT $02=>$ X" $0000000000000000000200000000000000010000000000410001000100000000 "$ ", INIT $04=>$ X" 000000000000000000000000000000000000000000000000000000000000000000000000 ", INIT $05=>$ X" 000000000000000000000000000000000000000000000000000000000000000000000000000 ", INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000", NIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT-08 $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT-09 $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", NIT_1AA $\Rightarrow>$ X" 00000000000000000000000000000000000000000000000000000000000000000 ", NIT 0 C $=>$ X" $00000000000000000000000000000000000000000000000000000000000000000 "$ NIT $^{-} 0 \mathrm{D} \Rightarrow>$ X" $^{20000000000000000000000000000000000000000000000000000000000000000 " ~}$ NIT 0 E $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 NIT 0 F $\Rightarrow>$ X" 00000000000000000000000000000000000000000000000000000000000000000 " --synopsys translate on
ort map(ADDR $=>$ addr, CLK $=>\mathrm{clk}$, DI $=>$ inst in(47 downto 32 ), $\mathrm{DO} \Rightarrow>$ inst out(47 downto 32 ), $\mathrm{EN}=>$ en, RST $=>$ rst, WE=>we);

Instram3: RAMB4_S16
-synopsys translate_of
INIT $00 \Rightarrow$ X" 5400000000008000780054000000000084007 C 001 C 051 C 0524 A 4208000000400 INIT_01 $=>$ X"7C001C045480000000000800880000007000000554001CA05480000080007800",
 INIT- $03=>$ X" 00000000000000000000000000000000000000000000000000000000000000000 INIT_04 $\Rightarrow>$ X" $0000000000000000000000000000000000000000000000000000000000000000^{\prime \prime}$ INIT_ $05=>$ X" 00000000000000000000000000000000000000000000000000000000000000 ", INIT- $07 \Rightarrow$ X" $0000000000000000000000000000000000000000000000000000000000000000^{\prime \prime}$ INIT $08=>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT -09 => X" 0000000000000000000000000000000000000000000000000000000000000000 INIT ${ }^{-1}$ AA $=>$ X" 000000000000000000000000000000000000000000000000000000 INIT_0B => X"000000000000000000000000000000000000000000000000000000000000000000"

 INIT-0E $\Rightarrow$ X" 0 -synopsys translate on
 RST $=>$ rst, WE $=>$ we);
end architecture behavioural;
-Instruction Memory for 'RCHLD' Macro Instructio
library IEEE;
Se IEEE.std logic 1164.all:
--synopsys translate off;
brary unisim;
use unisim.vcomponents.all;
entity INSTMEM is
port(clk, we, en, rst: in std_logic;
addr: in std_logic_vector(7 downto 0);
inst_in: in std_logic_vector(63 downto 0);
inst_out: out std logic_vector(63 downto 0));
end entity INSTMEM;
architecture behavioural of INSTMEM is
component RAMB4_S16 is
port(ADDR: in std logic vector(7 downto 0);
LK: in std_logic
DI: in std_logic_vector( 15 downto 0);
DO: out std _logic_vector( 15 downto 0);
EN, RST, WE: in std_logic);
end component RAMB4-S1
attribute INIT 00: string; attribute INIT 01 : string; attribute INIT 02 : string; attribute INIT- 03 : string; attribute INIT_04: string; attribute INIT_05: string; attribute INIT_06: string; attribute INIT 07 : string; attribute INIT_08: string; attribute INIT_09: string; attribute ${ }^{\text {Itribute }}$ INIT 0A: string; attribute INIT ${ }^{-}$0B: string attribute INIT 0C: string attribute INIT_OD: string; attribute INIT_0E: string trribute INIT 0F: string
tribute INIT 00 of Instram0 : label is
attribute INIT 00 of Instram0 : Iabel is ${ }^{2}$ attribute INIT_01 of Instram0 0 label is
迤 attribute INIT_02 of Instram 0 : label is
00000000000001 C 00000000000000000 ttribute INIT_03 of Instram0 : label is
: tribute INIT 04 of In mo : label is 00000000000000000000000000000000 $000000000 \overline{0} 000000000000000000$
attribute INIT_06 of Instram $0:$ label is
000000000000000000000 ttribute INIT_07 of Instram 0 : label is
, ttribute INIT_08 of Instram $0:$ label is
0000000000000000000000000000000
ttribute INH- 0 .
attribute INIT_0A of Instram0 0 label is
0000000000000000000000000000000000000000000000000000000000000000". attribute INIT-0B of Instram0 : label is attribute INIT_0C of Instram0 : label is
$" 0000000000000000000000000000000$
attribute INIT_0D of Instram0 $:$ label is
" 000000000000000000000000000000
attribute INIT OE of Instram0 : label is 0000ute INT OF of Instrame : label is 00000000000000000000000000000000 "; atribute $\mathbb{N T}=0$ of instramo. : label
attribute INIT_00 of Instram1 : label is
" 0100010000000000800000000000000000000000810001000100010000000000 "; attribute INIT_01 of Instram1 : label is
" $0100010000000000000080000100000000008000000000000000000080000100 " ;$ attribute INIT 02 of Instram 1 : label is
attribute INIT 03 of Instram 1: label is
" 00000000000000000000000000000000
attribute INIT_04 of Instram1 : label is
" 0000000000000000000000000000000
attribute INIT_05 of Instram1 : label is
" 0000000000000000000000000000000
attribute INIT 06 of Instram $1:$ label is
attribute INIT 07 of Instram1 : label is
" 0000000000000000000000000000000
attribute INIT 08 of Instram1 : label is
attribute INIT_09 of Instram1 : label is
"00000000000000000000000000000000
attribute INIT_0A of Instram1: label is
00000000000000000000000000000000
attribute INIT OB of Instram1. Iaber
attribute INIT_0C of Instram1 : label is
" 0000000000000000000000000000000000
attribute INIT OD of Instram1 : label is
"0000000000000000000000000000000
attribute INIT_0E of Instram1 : label is
" 00000000000000000000000000000000
attribute INIT_0F of Instram I : label is
attribute INIT_00 of Instram 2 : label is
ttribute INIT 00 of Instram2 : Iabeh is 0002000000000000008200 A00000e is

000041006000000000008200024000 "; attribute INIT_02 of Instram 2 : label is ' $0000000000 \overline{0} 00000000000000000000$ attribute INIT_03 of Instram 2 : label is " 00000000000000000000000000000000
"00000000000000000000000 : label is
attribute INIT_00 of Instram3 : label is
" 1 CC 0550000008000780054000000000084007 C 001 C 051 C 0524 A 4208000000400 "; "1CC0550000008000780054000000000 "1CA05480000084007C001 C 042 C 800 attribute INIT_02 of Instram 3 : label is " 000008000 C 00580300000800880000 attribute INIT 03 of Instram3 : label is
" 00000000000000000000000000000 " 0000000000000000000000000000000000 attribute INIT 04 of Instram3 : label is
" 0000000000000000000000000000000 " 00000000000000000000000000001 is " 0000000000000000000000000000000 attribute INIT_06 of Instram3 : label is " 0000000000000000000000000000000 attribute INIT_07 of Instram3 : label is " 00000000000000000000000000000000
attribute INIT 08 of Instram3 3 label is attribute INIT 08 of Instram 3 : label is " 00000000000000000000000000000 attribute INIT 09 of Instram3 : label is
"00000000000000000000000000000000
attribute INIT 0A of Instram3 : label is
" 000000000000000000000000000000000
attribute INIT_OB of Instram3 : label is
" $00000000000 \overline{0} 000000000000000000000$
attribute INIT_0C of Instram3: label is
" 00000000000000000000000000000000
attribute INIT OD of Instram 3: label is
" 00000000000000000000000000000000
attribute INIT_OE of Instram3 : label is
"000000000000000000000000: label is
attribute INIT 0F of Instram3 : label is ${ }^{\text {"0000000000000000000000000000000000000000000000000000000000000000"; }}$

Instram0: RAMB4_S16
-synopsys translate_of
GENERIC MAP (
INIT_00 $\Rightarrow>$ X" 000001 C 0000000 C 00000000 C 00000000010400000000000000000004000000000 ", NIT_01 $\Rightarrow>$ X" $0000024000000 A 40000000000000000008 C 00000014000000 \mathrm{~A} 40000000000000$ INIT_02 $\Rightarrow>$ X' $00000000000001 C 00000000000000000078000000 \mathrm{~A} 4000000000000000000 \mathrm{~B} 001$ INIT-04 $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 " INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_07 $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 " INIT-08 $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT-09 $\Rightarrow$ X" 0000000000000000000000000000000000000000000000000000000000000000 " INIT_0A $\Rightarrow>$ X" $0000000000000000000000000000000000000000000000000000000000000000{ }^{0}$ ", INIT - 0 C $\Rightarrow>$ X" $00000000000000000000000000000000000000000000000000000000000000000^{\prime \prime}$ INIT $0 \mathrm{D} \Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 " INIT $0 \mathrm{E} \Rightarrow>$ X" $^{2} 0000000000000000000000000000000000000000000000000000000000000000$ INIT 0 F $=>$ X" 0000000000000000000000000000000000000000000000000000000000000000000 --synopsys translate_on
port map(ADDR=>addr, CLK $=>$ clk, $\mathrm{DI}=>$ inst in( 15 downto 0 ), $\mathrm{DO}=>$ inst out( 15 downto 0 ), $\mathrm{EN}=>$ en RST $=>$ rst, WE=>we);
Instram1: RAMB4_S16
--synopsys translate
INIT $00 \Rightarrow$ X" 0100010000000000800000000000000000000000810001000100010000000000 INIT_01 => X"0100010000000000000080000100000000008000000000000000000080000100" INIT-02 => X"000000000000000000000000000000000000000000000000800000000000000
 INIT_ 04 => X"0000000000000000000 INIT_ $05=>$ X" 00000000000000000000000000000000000000000000000000000000000000000000000000 INI_ $06=>$ X 000000000000000000000000000000000000000000000000000000000000000000 INIT- $08 \Rightarrow$ X" $000000000000000000000000000000000000000000000000000000000000000000^{\prime \prime}$ INIT 09 => X" $000000000000000000000000000000000000000000000000000000000000000000^{0}$ INIT 0 - $\Rightarrow>$ X" $^{2} 0000000000000000000000000000000000000000000000000000000000000000$ INIT_0B $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ,
 INIT_OD $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000000 ", INIT $0 \mathrm{E}=>$ X"000000000000000000000000000000000000000000000000000000000000000000000000000") INIT_OF $\Rightarrow>$ X" 00000
--synopsys translate_on _ $=$ cllk, DI=>inst in(31 downto 16), DO=>inst_out(31 downto 16), EN=>en, port map(ADDR $=>$ add
RST $=>$ rst, WE

Instram2: RAMB4_S16
--synopsys translate_off
GENERIC MAP (
INIT_00 $=>$ X"00020000000000 NHT $->$ X' $0002000000000000008200 A 000000000000041006000000000008200024000$ ", $\Rightarrow 2>$ X" 0000000000000000000000000000000000000000000000410001000000002800 ", INIT 03 => X" 0000000000000000000000000000000000000000000000000000000000820002 ",封

INIT_05 $\Rightarrow>$ X" $0000000000000000000000000000000000000000000000000000000000000000 "$, INIT_06 $\Rightarrow>$ X" $00000000000000000000000000000000000000000000000000000000000000000 "$ INIT $08 \Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000000 ", INIT-09 $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 " INIT_0A $=>$ X" 0000000000000000000000000000000000000000000000000000000000000000 INIT-0B $=>$ X" 0000000000000000000000000000000000000000000000000000000000000000 INIT-10C $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 " INIT_OD $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 INIT OF $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 --synopsys translate on
port map(ADDR=>addr, CLK=>clk, DI=>inst_in(47 downto 32), DO=>inst_out(47 downto 32), EN=>en, RST $=>$ rst, WE=>we);

Instram3: RAMB4_S16
--synopsys translate
MAP
NIT $00=>$ X" 1 CC0550000008000780054000000000084007C001C051C0524A4208000000400" INIT_01 $\Rightarrow$ X" 1 CA05480000084007C001C042C800000800078005400000084007C001C0734E6 INI_-02 $\Rightarrow>$ X"000008000C00580300000800880000007000000084007C001C00000014006404 INIT_03 $=>$ X"0000000000000000000000000000000000000000000007000000084007C001C00", INIT_04 $\Rightarrow>$ X"00000000000000000000000000000000000000000000000000000000000000000",
 INIT-06 $\Rightarrow X^{2} 000000000000000000000000000000000000000000000000000000000000000$

 NIT- $\mathrm{A} \Rightarrow>$ X" 00000000000000000000000000000000000000000000000000000000000000000 INIT OB $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 ", INIT 0 O $\Rightarrow>$ X" 0000000000000000000000000000000000000000000000000000000000000000 INIT ${ }^{-} 0 \mathrm{D}=>$ X" $^{2} 000000000000000000000000000000000000000000000000000000000$ INIT_0E $\Rightarrow>$ X" 00000000000000000000000000000000000000000000000000000000000000000 ") INIT-0F $\Rightarrow>X^{\prime \prime} 000000$
--synopsys translate_on
port map(ADDR $\Rightarrow>a d$
ST $=>$ rst, $\mathrm{WE}=>$ we);

## Reference

1. T. T. Speakman, D. Farinacci, S. Lin, and A. Tweedly. The PGM Reliable Transport Protocol, August 1998.RFC (draft-speakman-pgm-spec-02.txt).
2. H. W. Holbrook and D. R. Cheriton, IP Multicast Channels: EXPRESS Support for .i. W.-Scale Single Source Applications. In Proceedings of SIGCOMM'99, 1999.
3. D. J. Wetherall, J. V. Guttag, and D. L. Tennenhouse, ANTS: A Toolkit for Building and Dynamically Deploying Network Protocols, 1998.
4. M. Hicks, P. Kakkar, T. Moore, C. A. Gunter, and S. Nettles, PLAN: A Packet Language for Active Networks. 1998. International Conference on Functional Programming.
5. J. T. Moore, M. Hicks, and S. Nettles, Practical Programmable Packets. In IEEE INFOCOM, Anchorage, AK, April 2001.
6. S. Wen, J. Griffioen, and K. Calvert, Building Multicast Services from Unicast Forwarding and Ephemeral State, In Proceedings of 2001 Open Architectures and Network Programming Workshop. Anchorage, AK, April 27-28, 2001.
7. Wen, J. Griffioen, and K. Calvert, CALM: Congestion-Aware Layered Multicast, Prorectures and Network Programming Workshop, New York, NY, June, 2002

Kenneth L. Calvert, James Griffioen and Su Wen. Lightweight Network Support for Scalable End-to-End Services. In Proceedings of SIGCOMM 2002, Pittsburg, PA, August 19-23, 2002.
9. Burton Bloom, Space/time trade-offs in hash coding with allowable errors Communications of the ACM, 13(7):422-426, July 1970.
S. Pingali, D. Towsley, and J. Kurose, A Comparison of Sender-initiated and 0. S. Pingali, D. Towsley, and J. Kurose, A Coms iticast Protocols. In Proceedings of the ACM
Receiver-initiated Reliable Mult Receiver-initich Renference, Pages 221-230, 1994

1. I. Stoica, T. S. Eugene Ng, and H. Zhang. REUNITE: to Multicast. In Proceedings of INFOCOM 2000, 2000.
2. S. Savage, D. Wetherall, A. Karlin, and T. Anderson, Practical Netwo IP Traceback. In ACM SIGCOMM, Stockholm, Sweden, August, 2000
3. A. C. Snoren, C. E. Jones, F. Tchakountio, S. T. Kent, and W. T. Strayer. Hash-Based in The San Diego, CA, August, 2001.
4. K. Park and H. Lee, On the Effectiveness of Route-Based Packet Filtering for Distributed DoS Attack Prevention in Power-Law Internets. In ACM SIGCOMM, San Diego, CA, August 2001.
5. K. Calvert, J. Griffioen, and S. Wen. Concast: Design and Implementation of a New Network Service. In Proceedings of 1999 International Conference on Network Protocols, Toronto, Ontario, November, 1999.
6. B. Schwartz, A. Jackson, W. Strayer, W. Zhou, R. Rockwell, and C. Partridge. Smart Packets for Active Networks. In 1999 IEEE Second Conference on Open Architectures and Network Programming, Pages 90-97, March, 1999.
7. http://www.xilinx.com
8. T. Halfhill, "Intel Network Processor Targets Routers: IXP1200 Integrates Seven Cores for Multithreaded Packet Routing", MICROPROCESSOR REPORT, Vol. 13, No. 12, Sept. 13, 1999
9. J. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. Touati, and P. Boucard, " Pregre Transactions on VLSI Systems, Vol. 4, Issue 1, pp.56-69 , March, 1996
10. S. Hauck, "The Roles of FPGAs in Reprogrammable Systems", Proceedings of the IEEE, Vol. 86, No. 4, pp. 615-638, April, 1998.
11. K. Bondalapati and V. K. Prasanna, "Reconfigurable Computing: Architectures, Models and Algorithms", CURRENT SCIENCE: Special Section on Computational Science, Vol. 78, No. 7, pp.828-837, April, 2000.
12. K. Compton, S. Hauck, "Reconfigurable Computing: Survey of Systems and 22. K. Compton, S. Hauck, "Reconfigurable Computing: Survey of Systems and Sotw
13. J.R. Heath, S. Ramamoorthy, C.E. Stroud, and A. Hurt, "Modeling, Design, and Performance Pystem and Analysis of a Parall Load Balancing Circuit", IEEE Trans. on Circuits System and its Scalable Dynamic Load Balancing Cising, Vol. 44, No. 1, pp. 22-40, January, 1997
14. J.R. Heath and B. Sivanesa, "Development, Analysis, and Verification of a Parallel 24. J.R. Heath and B. Sivanesa, Hybrid Data-flow Computer Architectural Framion", SIMULATION, Vol. 69, No. 1, pp. 7-25, July, 1997.
15. J.R. Heath and A. Tan, "Modeling, Design, Virtual and Physical Prototyping, Testing, and Verification of a Multifunctional Processor Queue for a Single-Chip Multiprocessor Architecture", Proceedings of 2001 IEEE International Workshop on Rapid Systems Prototyping, Monterey, California, 6 pps. June 25-27, 2001
16. Su Wen, "Supporting Group Communication on a Lightweight Programmable Network", Ph.D. Thesis, Department of Computer Science, University of Kentucky, May, 2003
17. John L. Hennessy and David A. Patterson, Computer Organization and Design - The Hardware / Software Interface, Morgan Kaufmann Publishers, Inc., San Francisco California, 1994
18. http://www.engr.uky.edu/~heath/M Muthulakshmi_Thesis ESPR.V1 VHDL_Code. pdf

[^0]:    inst_in: in std_logic_vector(63 downto 0);
    inst_out: out std_logic_vector( 63 downto 0 ) )
    end entity INSTMEM.

