

University of Kentucky UKnowledge

University of Kentucky Master's Theses

Graduate School

2004

DESIGN ENHANCEMENT AND INTEGRATION OF A PROCESSOR-MEMORY INTERCONNECT NETWORK INTO A SINGLE-CHIP MULTIPROCESSOR ARCHITECTURE

Kanchan P. Bhide University of Kentucky, kpbhid2@uky.edu

Right click to open a feedback form in a new tab to let us know how this document benefits you.

Recommended Citation

Bhide, Kanchan P., "DESIGN ENHANCEMENT AND INTEGRATION OF A PROCESSOR-MEMORY INTERCONNECT NETWORK INTO A SINGLE-CHIP MULTIPROCESSOR ARCHITECTURE" (2004). *University* of Kentucky Master's Theses. 253. https://uknowledge.uky.edu/gradschool_theses/253

This Thesis is brought to you for free and open access by the Graduate School at UKnowledge. It has been accepted for inclusion in University of Kentucky Master's Theses by an authorized administrator of UKnowledge. For more information, please contact UKnowledge@lsv.uky.edu.

ABSTRACT OF THESIS

DESIGN ENHANCEMENT AND INTEGRATION OF A PROCESSOR-MEMORY INTERCONNECT NETWORK INTO A SINGLE-CHIP MULTIPROCESSOR ARCHITECTURE

This thesis involves modeling, design, Hardware Description Language (HDL) design capture, synthesis, implementation and HDL virtual prototype simulation validation of an interconnect network for a Hybrid Data/Command Driven Computer Architecture (HDCA) system. The HDCA is a single-chip shared memory multiprocessor architecture system. Various candidate processor-memory interconnect topologies that may meet the requirements of the HDCA system are studied and evaluated related to utilization within the HDCA system. It is determined that the Crossbar network topology best meets the HDCA system requirements and it is therefore used as the processormemory interconnect network of the HDCA system. The design capture, synthesis, implementation and HDL simulation is done in VHDL using XILINX ISE 6.2.3i and ModelSim 5.7g CAD softwares. The design is validated by individually testing against some possible test cases and then integrated into the HDCA system and validated against two different applications. The inclusion of crossbar switch in the HDCA architecture involved major modifications to the HDCA system and some minor changes in the design of the switch. Virtual Prototype testing of the HDCA executing applications when utilizing crossbar interconnect revealed proper functioning of the interconnect and HDCA. Inclusion of the interconnect into the HDCA now allows it to implement "dynamic node level reconfigurability" and "multiple forking" functionality.

KEYWORDS: Interconnection Networks, Hybrid Architectures, Multiprocessor System, System on Chip, Crossbar Network

Kanchan P. Bhide

12/17/2004

DESIGN ENHANCEMENT AND INTEGRATION OF A PROCESS – MEMORY INTERCONNECT NETWORK INTO A SINGLE – CHIP MULTIPROCESSOR ARCHITECTURE

By

Kanchan P.Bhide

Dr. J. Robert Heath Director of Thesis

Dr.Yu Ming Zhang Director of Graduate Studies

12/17/2004

RULES FOR THE USE OF THESES

Unpublished theses submitted for the Master's degree and deposited in the University of Kentucky Library are as a rule open for inspection, but are to be used only with due regard to the rights of the authors. Bibliographical references may be noted, but quotations or summaries of parts may be published only with the permission of the author, and with the usual scholarly acknowledgments.

Extensive copying or publication of the theses in whole or in part also requires the consent of the Dean of the Graduate School of the University of Kentucky.

A library that borrows this thesis for use by its patrons is expected to secure the signature or each user.

<u>Name</u>

Date

THESIS

Kanchan P.Bhide

The Graduate School University of Kentucky 2004

DESIGN ENHANCEMENT AND INTEGRATION OF A PROCESSOR-MEMORY INTERCONNECT NETWORK INTO A SINGLE-CHIP MULTIPROCESSOR ARCHITECTURE

THESIS

A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical Engineering in the College of Engineering at the University of Kentucky

By

Kanchan P.Bhide Lexington, Kentucky

Director: Dr. J. Robert Heath, Associate Professor of Electrical and Computer

Engineering

Lexington, Kentucky,

2004

MASTER'S THESIS RELEASE

I authorize the University of Kentucky Libraries to reproduce this thesis in whole or in part for the purposes of research.

Signed: Kanchan P. Bhide

Date: 12/17/2004

ACKNOWLEDGEMENTS

I would like to thank my advisor and guide Dr. Heath for his constructive advice and support which helped me complete my thesis in a timely manner.

I would also like to thank my committee members Dr. Dietz and Dr. Dieter for their valuable support. Each individual provided insights that guided and challenged my thinking, substantially improving the finished product.

In addition to the technical and instrumental assistance above, I received equally important assistance from my family and friends.

TABLE OF CONTENTS

Acknowledgements	iii
List of Tables	vi
List of Figures	vii
Chapter One: Introduction	
1.1 Background and Positioning of Research	1
1.2 Goals and Objectives	2
Chapter Two: Types of Interconnect Systems	
2.1 Static Interconnection Networks	7
2.1.1 Completely Connected Networks (CCNs)	7
2.1.2 Limited Connection Networks (LCNs)	8
2.1.2.1 Linear Arrays	9
2.2 Dynamic Interconnection Networks	14
2.2.1 Bus-based Dynamic Interconnection Networks	14
2.2.2 Switch – based Interconnect Networks	16
2.2.2.3 Multi – stage Networks (MINs	18
Chapter Three: Multistage Interconnect Network Complexity	
3.1 Crossbar Topology	22
3.2 Benes Network	23
3.3 Clos Network	23
3.4 Complexity Comparison	26
Chapter Four: Design of the Crossbar Interconnect Network	
4.1 Organization of Shared Memory	33
4.2 Basic Design of Crossbar Switch	33
Chapter Five: Implementation of Variable Priority Interconnection and Virtual Proto	type
Validation of Correct Independent Operation and Operation as the Processor-Memor	У
Interconnect of the HDCA	
5.1 VHDL Design Capture	41
5.1.1 Modifications to Behavioral Approach	41
5.1.2 Implementation of 4 x 4 Crossbar Interconnect	42
5.1.3 Functional Testing of a 4 x 4 Crossbar Interconnect Network	43
5.1.4 Component Level Description and Testing	51
5.1.5 Validation of crossbar switch via HDCA system	59
5.1.6 Application 1 Described with Acyclic Process Flow Graph	66
5.1.7 Application 2 Described with Cyclic Flow Graph	91
5.1.8: Latency and Starvation Issues	115

Chapter Six: Dynamic Node Level Reconfigurability and Multiple Forking Capability	
6.1 Concept of Node Level Reconfigurability and Changes to HDCA	. 117
6.2 Multiple Forking Capability of the HDCA System:	. 125
6.3 Application Describing Multiple Forking in HDCA System:	. 126

Chapter Seven: FPGA Resources Utilized in HDCA Virtual Prototype Development and Testing Environment

Chapter Eight: Conclusion

Appendices

Appendix A1:Post Place and Route VHDL Code For Functional Model of the In	nterconnect
Network	
Appendix A2:Post Place and Route VHDL Code For Acyclic Applications	
Appendix B:Application 1: Acyclic Process Flow Graph Model	
References	
Vita	
Vita	

LIST OF TABLES

TABLE 3.1 – Table for comparison of complexity	27
TABLE 5.1 – Shared Memory Address Space and Contents	43
TABLE 5.2 – Parameters Depiction in Cases Described	44
TABLE 5.3 – Shared Memory Address Space and Contents	51

LIST OF FIGURES

Figure 1.1, High Level Schematic of the HDCA system	4
Figure 1.2, CE Controller Block Diagram	5
Figure 2.1, A Topology Based Taxonomy for Interconnection Networks	6
Figure 2.2, Static and Dynamic Interconnect Networks [10]	7
Figure 2.3, Completely Connected Network	8
Figure 2.4, Linear Array Network	9
Figure 2.5, Ring Network	9
Figure 2.6, 2-D Mesh Network	10
Figure 2.7, 2-D Torus Network	10
Figure 2.8, 3x3x2 Mesh Network	11
Figure 2.10, Cube-Interconnect Networks with Different Dimensions.	12
Figure 2.11, Cube Connected Cycles.	13
Figure 2.12, Star Connected Network.	14
Figure 2.13, Single Bus System	15
Figure 2.14, Crossbar Network System.	16
Figure 2.15, Different Settings of the 2 x 2 SE	17
Figure 2.16, 8 x 8 Omega Network	19
Figure: 2.18, Re- arrangement of Connection $110 \rightarrow 100$	20
Figure 2.19, Clos Three-Stage Network in Block Form	21
Figure 3.1, 8 x 8 Crossbar Network	22
Figure 3.2, Benes Network[6]	24
Figure 3.3, Clos Network[6]	25
Figure 3.4, Complexity Chart for N<= 16 [6]	28
Figure 3.5, Complexity Chart for N>=16 [6]	28
Figure 3.6, Multiprocessor Shared Memory Organization	30
Figure 3.7, Shared Memory Organization	31
Figure 3.8, Organization of Each Memory Block	31
Figure 4.3, Decode Logic D[i]	35
Figure 4.4, Priority Logic Block	35
Figure 4.5, Flow Chart for the Priority Logic Block in Figure 4.4	36
Figure 4.1a, PI[i] and D[i][j] Bus Structure	37
Figure 4.1b, IM[j] Bus Structure	38
Figure 4.6, Plot Showing Gate Count vs Size of Crossbar Interconnect Network	38
Figure 4.2a, Detailed Block Diagram Interconnection Network for N x M Network	39
Figure 4.2b, Detailed Block Diagram of the Interconnect Network	40
Figure 5.1, Simulation Tracer 1	48
Figure 5.2, Simulation Tracer 2	49
Figure 5.3, Simulation Tracer 3	50
Figure 5.4, Simulation Tracer 4	55
Figure 5.5, Simulation Tracer 5	56
Figure 5.6, Simulation Tracer 6	57
Figure 5.7, Brief Overview of Priority Logic for the Interconnection Switch	58
Figure 5.9, Memory/Register Architecture with Added Features	61
Figure 5.8, Changes Made to PE Controller- Additional Mux M5	62

Figure 5.11, An Example of a Process Flow Graph	. 64
Figure 5.12, Process Flow Graph for Application 1	. 66
Figure 5.13, Command Tokens for Both Copies of P1 to CE0 Issued by PRT Mapper	. 69
Figure 5.14, First Instruction and Input of First Five Values	. 70
Figure 5.15, Input of Last 5 Values for Process P1 of copy 1	. 71
Figure 5.16, Two Command Tokens Issued to PRT Mapper of Copy 1	. 72
Figure 5.17, Command Tokens Issued to CE0 and CE1 by PRT Mapper of Copy 1	. 73
Figure 5.18, Instructions for Process P1 of Copy 2 and for Process P3 of Copy 1	. 74
Figure 5.19, Two Command Tokens Issued to PRT Mapper for Copy 2	. 75
Figure 5.20, Two Command Tokens Issued to CEs by PRT Mapper for Copy 2	. 76
Figure 5.21, Instruction Issued by CE0 of Process P2 for Copy 1	. 77
Figure 5.22, Instruction by CE1 of P3 Copy 2 and Commend Token from PRT to CE2	. 78
Figure 5.23, Division Op. for P5 with Results, Command Token to PRT Mapper Copy 1	80
Figure 5.24, Command Tokens for P4 to PRT Mapper, from PRT to CE4 for Copy 1	. 81
Figure 5.25, Multiplication Operation by CE4, Token Issued to PRT Mapper Copy 1	. 82
Figure 5.26, Command Token for P5 Issued to PRT Mapper, from PRT to CE2 Copy 2	. 83
Figure: 5.27 Div Op.for P5 with Results, Command Token to PRT Mapper for Copy 2	. 84
Figure 5.28, Join Instruction for Process P6 for Copy 1	. 86
Figure 5.29, Process P7 Instruction and Final Output of the Result of P6 for Copy 1	. 87
Figure 5.30, Multiplication Process Result, Command Token to PRT Mapper Copy 2	. 88
Figure 5.31, Join Process P6 Instructions for Copy 1	. 89
Figure 5.32, Process P7 with Final Value of the Result of Process P6 for Copy 1	. 90
Figure 5.33, Application for Swapping of two Values	. 91
Figure 5.34, Instruction for Process P1 and Input of First two Values	. 94
Figure 5.35, Process P1 Inputs of Last 3 Values	. 95
Figure 5.36, Instructions for Processes P2 and P4 with Results	. 96
Figure 5.37, Process P3: First Comparison	. 97
Figure 5.38, Process P5: First Execution	. 98
Figure 5.39, Process P2: Second Execution	100
Figure 5.40, Process P4: Second Execution	101
Figure 5.41, Process P3: Second Execution	102
Figure 5.42, Process P5: Second Execution	103
Figure 5.43, Process P2: Third Execution	104
Figure 5.44, Process P4: Third Execution	105
Figure 5.45, Process P3: Third Execution	107
Figure 5.46, Process P5: Third Execution	108
Figure 5.47, Process P2: Fourth Execution	109
Figure 5.48, Process P4: Fourth Execution	110
Figure 5.49, Process P3: Fourth Execution, Exit of Loop, Token Issued to PRT Mapper	111
Figure 5.50, Process P5: Fourth Execution, Exit of Loop, Token Issued to PRT Mapper	113
Figure 5.51, Process P6 Join Operation, Final Results, Values Swapped	114
Figure 6.1, Load Threshold Token Fed Into HDCA Setting the Value of Threshold Flag	117
Figure 6.2, Input of two Load Threshold and Eight Command Tokens in the System	119
Figure 6.3, Process P1 for First Four Command Tokens	120
Figure 6.4, Forking of Tokens and Queue Depth of CE1 Reaching Threshold Value 1	121
Figure 6.5, Threshold Flag Set for CE0 and CE1, Stand by CE Triggered	123

Figure 6.6, Threshold Flag Set 2 nd Time for CE0 and CE1, Stand by CE Triggered	. 124
Figure 6.6, Multiple Forking Concept Used in the HDCA System	. 125
Figure 6.7, Application Describing Multiple Forking in HDCA	. 126
Figure 6.8, Command Token Input into the System	. 128
Figure 6.9, Instruction for Process P1	. 129
Figure 6.10, Instruction for P2 with Result and Command Token for P3	. 130
Figure 6.11, Process P3 and Process P7 Execution and Results	. 131
Figure 6.12, Instruction for Process P4 and P5 with Results	. 132
Figure 6.13, Join Instructions for Process P8 with Result	. 133
Figure 6.14, Final Process P6 Join Operation and Result	. 134

Chapter One

Introduction

1.1 Background and Positioning of Research

Most parallel/distributed architectures require some type of interconnection network to link the various elements of the computer system. Anyone designing a parallel or distributed architecture computer system encounters a major obstacle; the Interconnection Network problem. A multiple processor system consists of two or more processors connected to each other in a manner that allows them to share the simultaneous execution of a given computational task. Interconnection networks should be capable of providing rapid data transfer among processors; memories etc.

There are a number of styles of communication for multiprocessor networks. These can be broadly classified according to the communication model as multiple processors (single address space/shared memory) versus multiple computers (multiple address/distributed memory). They can be classified according to the physical connection used as bus based versus network based multiple processors. The organization and performance of a multiple processor system is greatly influenced by the interconnection network used to connect them. A single shared bus network or a crossbar switch can be used as an interconnection network. While the first technique represents a simple, easy to expand topology; it is however limited in performance since it does not allow more than one processor/memory transfer at any given time. The crossbar provides full processor/memory distinct connections however it can be expensive. Multistage interconnection networks sometimes strike a balance between the limitation of a single shared bus network system and expense of crossbar switch system. The cost of multistage interconnection network can be considerably less as compared to the crossbar, especially for large numbers of processor/memories. Crossbar interconnect, though are cost and complexity competitive with other types of interconnects when within a certain size range, as will be later addressed. Another way to connect the multiple processors to multiple memories is to use multiple bus system. It can also be suggested as a compromise between shared bus system and crossbar switch.

This thesis is primarily a study of various kinds of interconnect networks which may meet the requirements of the Hybrid Data/Command Driven Architecture (HDCA) multiprocessor system [16,17,7] shown in Figure 1.1. It then involves enhancement of a design developed in [6]. The design is described in Vhsic Hardware Description Language (VHDL) for an interconnect network suitable for integration into the HDCA system.

The HDCA is a multiprocessor shared memory architecture. It is a hybrid data flow machine since it uses data flow concepts to migrate data from one process to another yet uses a program counter in the actual execution of processes on processors. It utilizes advantages of both Von-Neumann and data flow type architectures [16,17]. The shared memory is organized as a single memory divided into blocks as shown in the Figure 1.1 and is explained in detail in Chapter 3. The interconnect network to be designed should be able to connect requesting processors on one side of the interconnect network to the memory blocks on the other side of the interconnect network as shown in Figure 3.7. The efficiency of the interconnect network increases with number of parallel connections between the processors and memory blocks.

1.2 Goals and Objectives

The goal of this work is to analyze different types of interconnect networks applicable to the HDCA system. Their connection, routing mechanism, complexity are described and evaluated. This work also includes design, VHDL description synthesis and implementation of interconnect network based on a crossbar topology. Analysis will show this topology to be the one that best meets the HDCA system requirements.

The crossbar switch can provide simultaneous connections among all its inputs and all its outputs. The crossbar contains a switching element (SE) at the intersection of any two lines extended horizontally or vertically inside the switch. Circuit switching networks can be classified by the connection of the network and the relation of the network inputs and outputs [1]. The most basic distinction concerns whether inputs and outputs are differentiated or whether all ports are treated equally. Single sided networks have only one set of connections or ports, all of them are treated equally. They can be designed to meet the requirements of inter-processor communication and are unique to distributed memory systems. In distributed memory systems processors do not have to share common memory, each processor communicates with its own local memory, hence using single sided crossbar network communication between any two processors is possible. Double sided networks connect two distinct set of ports, usually referred to as inputs and outputs. Ports in one set generally may be connected only to the ports of the other set.

The HDCA system under consideration is shared memory architecture. It will be seen the double sided crossbar network is the most suitable to be used as the interconnect network. The design will need some kind of priority logic, which prioritizes conflicting requests for memory accesses by the processors. In the HDCA system the memory is divided into blocks, each block containing memory locations with different address ranges. The interconnect design will be a combination of a double sided crossbar interconnect network, priority logic and a shared memory organization. A single bus system network is being used as a means to communicate between the CEs and data memory in a "first phase prototype" of the HDCA system [5]. The interconnect design to be developed and described in this thesis was developed specific to the HDCA system but it may possibly be used in other multiprocessor systems.

A survey of different types of interconnect networks is described in Chapter 2. Complexity of dynamic interconnection networks is discussed in chapter 3. The detailed crossbar interconnect network design is described in Chapter 4. Chapter 5 includes individual simulation testing set up and results, validation of the crossbar is done using the HDCA system, modifications to the HDCA system for proper functioning of the entire system are described. Additional functionality incorporated into the HDCA system, Dynamic Node Level Reconfigurability and Multiple Forking capability of the architecture is explained in detail and exhibited with the help of application in Chapter 6. Virtual prototype development and the testing environment is discussed in Chapter 7. Conclusions and recommendations are being included in Chapter 8.



Figure 1.1, High Level Schematic of the HDCA system



Figure 1.2, CE Controller Block Diagram

Chapter Two

Types of Interconnect Systems

Interconnect networks can be classified as either static or dynamic [4]. Static networks can be further classified according to their interconnection pattern as Onedimension (1D), Two Dimensional (2D) and Hypercube (HC's).Dynamic networks can be further classified according to the scheme of interconnection as bus-based versus switch-based. Bus-based networks are classified as single bus or multiple bus. On the other hand switch-based dynamic networks are classified according to the structure of the interconnect network as Single-Stage (SS), Multistage (MS), or crossbar networks.



Figure 2.1, A Topology Based Taxonomy for Interconnection Networks

Static networks form all connections when the machine is designed rather than when the connection is needed. In a static network, messages must be routed along established link. This means a single message must 'hop' through intermediate processors on its way to its destination. The nodes are the computers and the routing is done by the computers. Dynamic networks establish a connection between two or more nodes 'on the fly' as messages are routed along the links. The nodes are switching elements and the routing is done by the network [8] [9].



Figure 2.2, Static and Dynamic Interconnect Networks [10]

2.1 Static Interconnection Networks

The features are having fixed paths, unidirectional or bi-directional, between processors. Two types of static networks can be identified. They are 'Completely Connected Networks' (CCNs) and 'Limited Connection Networks' (LCNs) [4].

2.1.1 Completely Connected Networks (CCNs)

In a completely connected network each node is connected to all other nodes in the network. An example having nodes N = 6 is shown in Figure. 2.3. A total of 15 links are required in order to satisfy the complete interconnectivity of the network.



Figure 2.3, Completely Connected Network

These networks guarantee fast delivery of messages from any source node to any destination node, only one path has to be traversed. Completely connected networks are however expensive in terms of number of links needed for construction. This disadvantage is more severe for higher values of N.

The number of links in a completely connected network is given by N (N-1)/2, i.e. O (N²). The delay complexity of CCNs, measured in terms of the number of links traversed as messages are routed from any source to any destination is constant, O(1).

2.1.2 Limited Connection Networks (LCNs)

As the name suggests these networks do not provide a direct link from every node to every other node in the network. The length of the path for the message to traverse from source node to destination is expected to be longer compared to the paths in CCNs. Two conditions have to be taken into consideration for the LCNs, the need for a pattern of interconnection among nodes and the need for a mechanism for routing messages around the network until they reach their destinations.

2.1.2.1 Linear Arrays and Ring (Loop) Networks



Figure 2.4, Linear Array Network

Each node is connected to its two immediate neighboring nodes, except the ones at each end. If node *a* needs to communicate with node *b*, b>a, the message traverses through nodes a+1, a+2... b-a. Similarly if b<a, the message has to traverse nodes a-1, a-2... a-b. The worst possible case is when node 1 has to send a message to node 'N'. The message has to traverse a total of N-1 nodes before it reaches the destination node. Hence though these systems are easy to design and have a simple architecture. They tend to be slow. This is particularly shows when 'N' is large.

The network complexity of a linear array is O (N) and time complexity is O (N). If the two nodes at the extreme ends of a linear array network are connected, then the resultant network has a ring (loop) architecture.



Figure 2.5, Ring Network

2.1.2.2 Mesh-connected Networks

An *n*-dimensional mesh can be defined as an interconnection structures that has $K_0 x K_1 x \dots x K_{n-1}$ nodes where n is the number of dimensions of the network and K_i is the radix of dimension *i*.



Figure 2.6, 2-D Mesh Network

The linear array as described above is a 1-D mesh network. The mesh architecture with wraparound connections forms a 'torus'.



Figure 2.7, 2-D Torus Network

A number of routing mechanisms have been used to route messages around meshes. One such routing mechanism is known as the 'dimension-ordering' routing. A message is routed in one given dimension at a time, arriving at the proper coordinate in each dimension before proceeding to the next dimension. Consider a 3-D mesh as shown in the Figure below. It is a 3x3x2 mesh network. Each node is represented by its position (*i*, *j*, *k*), messages are first sent along the '*i*' dimension then along the '*j*' dimension and finally along the '*k*' dimension. A maximum two turns are allowed and these turns are from '*i*' to '*j*' and then from '*j*' to '*k*'. Figure 2.8 shows the route of a message sent from

node S at (0, 0, 0) to node D at position (2, 1, 2). For a mesh interconnection network with 'N' nodes, the longest distance traveled between any two arbitrary nodes is O (\sqrt{N})



Figure 2.8, 3x3x2 Mesh Network

Multiprocessors with mesh interconnection networks are able to support many scientific computations very efficiently. Another advantage of mesh interconnection networks is that they are scalable.

2.1.2.3 Tree Network

A binary tree network shown in the Figure 2.9 is an example of a tree network.



Figure 2.9, A Tree network

If a node at level '*i*', assuming that the root node is at level 0; needs to communicate with a node at level '*j*', (i>j) and the destination node belongs to the same root's child sub tree, then it sends its message up the tree traveling node at levels *i*-1, *i*-2,...*j*+1 until it reaches the destination node.

2.1.2.4 Cube- connected Networks

Cube connected networks have their interconnection network patterned after the n-cube structure. An n-cube, also called the Hypercube of order n, is defined as a undirected graph having 2^n vertices (0 to $2^n - 1$) such that there is an edge between a given pair of vertices if and only if, the binary representation of their addresses differs by one and only one bit.



Figure 2.10, Cube-Interconnect Networks with Different Dimensions.

In a cube-based system processing elements are positioned at the vertices of the graph. Edges of the graph represent point-to-point communication links between

processors. Each processor in a 4-cube network is connected to 4 other processors. If the source of message is at 'i' and the destination is at 'j' then route of message can be found by xoring the binary address representation of 'i' and 'j'. For instance, if a message is sent from source 'S' node 0101 to destination 'D' node 1011, then the xoring operation results in 1110. This means that the message has to traverse only along 2, 3 and 4 (from left to right) in order to arrive at the destination. The order of message travel is not important. Once a message travels in any order along the three dimensions it reaches the destination node.

The hypercube is also known as logarithmic architecture. This is due to the fact that the maximum number of links a message has to traverse in order to reach its destination in an *n*-cube containing $N=2^n$ nodes in $log_2N = n$ links. Another feature of the hypercube networks is the recursive nature for their construction. An n-cube can be constructed from two sub cubes each having an (*n*-1) degree by connecting nodes of similar addresses in both sub cubes. As shown in Figure 2.9 the 4-cube network is constructed from two 3- cube networks. However it can be seen that the hypercube networks are not easily scalable.

One of the variations from the basic hypercube interconnection is the cubeconnected cycle architecture. In this architecture, 2n+r nodes are connected in an n-cube fashion such that groups of r nodes each form cycles at the vertices of the cube.



Figure 2.11, Cube Connected Cycles.

Figure 2.11 shows a 3-cube connected cycle network with r=3. It has three nodes forming a loop at each vertex of the 3-cube.

2.1.2.5 Star Connected Network

In a star topology [6](see Figure 2.12) there is one central node processor to which all other nodes are connected, each node has one connection whereas center node has N-1 connections. The routing mechanism is trivial. If the message is routed from one of the nodes to center node the path is just the edge connecting them. If a message is routed from a source node to a destination node other than the destination node, then the message is routed from a source node to a center node and from that node to a destination node. Star networks are not feasible for large networks since the central node becomes a bottleneck.



Figure 2.12, Star Connected Network.

2.2 Dynamic Interconnection Networks

These networks include bus-based systems (single and multiple) and switch – based systems (single-stage, multi-stage and the crossbar) [4].

2.2.1 Bus-based Dynamic Interconnection Networks

2.2.1.1 Single bus Systems

They are the simplest and an efficient solution when the cost and a moderate number of processors are involved. [6]



Figure 2.13, Single Bus System

All processors communicate with a single shared memory. Typical size of such a system is between 2 to 32 processors. However single bus systems are inherently limited by the bandwidth of the bus and also that only one single bus communication can take place at a time. The main drawback is a bottleneck to the shared memory when the number of processors becomes large and also a single point of failure hangs the entire system.

2.2.1.2 Multiple Bus Systems

The use of multiple buses to connect multiple processors is a natural extension to the single shared bus system. This system uses several parallel buses to interconnect multiple processors and multiple memory modules. A number of connection schemes is possible with this system [4].

- Multiple bus with full bus-memory connection: All the memory modules connected to all buses.
- Multiple bus with single bus-memory connection: Each memory module connected to a specific bus.
- Multiple bus with partial bus-memory connection: Each memory module connected to a subset of buses.
- Multiple bus with class- based memory connection: Memory modules are grouped into classes and each class is connected to a specific subset of buses.

Buses can be classified as 'synchronous' or 'asynchronous'. For any event on the synchronous bus, the transaction time is taken into account. The transaction time is known apriori. In the case of asynchronous buses, the occurrence of an event is triggered by availability of data and the readiness of devices to initiate bus transactions.

2.2.2 Switch – based Interconnect Networks

Connections among processors and memory modules are made with the help of simple switches. Three basic topologies exist, they are Crossbar, Single –stage, and Multi-stage.

2.2.2.1 Crossbar Networks

All the processors in a crossbar network(Figure 2.14) have dedicated buses directly connected to all memory blocks. It represents the other extreme to the limited single bus network; it can provide simultaneous connections among all its inputs and all its outputs [1,4,10].



Figure 2.14, Crossbar Network System.

A crossbar contains a Switching Element (SE) at the intersection of any two lines extended horizontally or vertically inside the switch. It is a 'nonblocking' network that allows any input – output connection pattern to be executed.

The network complexity for an N x N crossbar measured in terms of number of switching points is O (N²). The time complexity measured in terms of the amount of input to output delay is O (1). In spite of high speed, their use is normally limited to those systems containing 32 or fewer processors due to increase in complexity and hence the cost.

2.2.2.2 Single Stage Interconnection Networks

In these networks a single stage of switching elements (SEs) exists between the inputs and the outputs of the network. The simplest that can be used is the 2×2 switching element. There could be four possible settings that such switching element can assume.



Figure 2.15, Different Settings of the 2 x 2 SE

- Straight: Upper input is transferred to the upper output and the lower input to lower output.
- Exchange: Upper input is transferred to the lower output and the lower input to upper output.
- Upper broadcast: Upper input is broadcast to both the upper and lower outputs.
- Lower broadcast: Lower input is broadcast to both the upper and lower outputs.

A well known connection pattern for interconnecting the inputs and the outputs of a single-stage network is the Shuffle-Exchange'. Two operations are used; they can be defined using an 'm' bit- wise address pattern of inputs, $p_{m-1} p_{m-2} \dots p_1 p_0$, as given:

$$S(P_{m-1}P_{m-2}...P_{1}P_{0}) = P_{m-2}P_{m-3}...P_{1}P_{0}P_{m-1}$$
$$E(P_{m-1}P_{m-2}...P_{1}P_{0}) = P_{m-1}P_{m-2}...P_{1}\overline{P_{0}}$$

Perfect shuffle operation: cyclic shift 1 place left as in $101 \rightarrow 011$ Exchange operation: invert least significant bit as in $101 \rightarrow 100$ [8]

With these operations data is circulated from input to output until it reaches its destination. The network complexity of the single stage interconnection network is O (N) and the time complexity is O (N).

2.2.2.3 Multi – stage Networks (MINs)

Multi-stage Interconnection Networks (MINS) are introduced as a means to improve some limitations of the single–stage networks while keeping the cost within limits. MINs can provide a number of simultaneous paths between processors and memory modules. The routing of a message from a given source to a given destination is based on the destination address, also called 'Self–routing'. Each bit in the destination address is used to route the message through one stage in several of these networks[1,4,8]. The first MSB of the destination address is used to control the routing in the first stage, the next bit for stage two and so on [4][8].

MINs can be classified in a number of different ways; one of the criterions is 'blockage' [1,4]. Based on this criterion the MINs are classified as

- Blocking Networks: These networks possess the property that in the presence of a currently established interconnection between a pair of input to output the arrival of a new interconnection between two arbitrarily unused input and output may or may not be possible.
- Re-arrangeable Networks: These networks have the property that it is always possible to re- arrange already established connections in order to make allowance for other connections to be established simultaneously.
- Non-blocking Networks: These are networks that are characterized by the property that in the presence of a currently established connection between any pair of input/output, it is always possible to establish a

connection between any arbitrary unused pair of input/output without rearrangement of any existing connection.

Omega Network

A multi-stage interconnect network using 2 x 2 switch boxes and a perfect shuffle interconnection pattern between the stages is called an Omega Network [1,4](see Figure 2.16).



Figure 2.16, 8 x 8 Omega Network

In general an N x N Omega Network connects N inputs to N outputs where N = 2 n. There are 'n' stages of N/2 switches of size 2 x 2 and the input is a shuffle connection. In an Omega Network there is one unique path from each input to each output. This is an example of a 'blocking network'.

Benes Network

It is a well known example of a re–arrangeable network [1,4]. Figure 2.17 shows an example 8 x 8 Benes Network. Two simultaneous connections are shown established in the network. A message is to be routed from $110 \rightarrow 100$ and $010 \rightarrow 110$. The paths are shown, one as a dotted line and another as a bold dark line [4].



Figure: 2.17, Benes Network with Two Simultaneously Established Paths.

The re-arrangeable property of this network can be exhibited with the following example. If a message is to be routed from $101 \rightarrow 001$ with the previously two paths established, the path from $110 \rightarrow 100$ must be re routed. This re-arrangement is shown in Figure 2.18.



Figure: 2.18, Re- arrangement of Connection $110 \rightarrow 100$

Clos Network

It is a well known example of a non-blocking networks. [1,4] It comprises of $r_1(n_1 \ge m)$ input crossbar switches, $m(r_1 \ge r_2)$ middle crossbar switches and $r_2 \ge n_2$ output crossbar switches. Generally Clos's three stage nonblocking arrangement uses rectangular crossbars in all stages; however with an equal number of inputs and outputs, the middle switches are square. Each crossbar has one output connected to an input of each crossbar of the stage that follows, hence there always exists a possible path through each of the middle – stage switches between any input and output [1].



Figure 2.19, Clos Three-Stage Network in Block Form

Chapter Three

Multistage Interconnect Network Complexity

Chapter 2 overviewed the various types of interconnect network systems used in today's world. The main issue in this chapter is to choose a suitable interconnect network which can be used in the HDCA system[7]. For the HDCA system, the desired interconnect should be able to establish non-blocking, high speed connections from the requesting Computing Elements (CEs) to the shared memory. The interconnect should be able to resolve any conflicts of two or more processors wanting to access the same memory block and grant access to the memory to the CE which has the highest priority. Considering this brief overview of the requirements of an interconnect network suitable for the HDCA system, it can be concluded that the non-blocking, re-arrangeable multistage or crossbar networks (Benes, Clos and Crossbar) discussed in chapter two are suitable to use in the HDCA system.

3.1 Crossbar Topology

The Crossbar provides simultaneous connections among all its inputs and outputs. It is a non-blocking, very reliable and high–speed network. An (8x 8) example is shown in Figure 3.1.



Figure 3.1, 8 x 8 Crossbar Network
A typical crossbar network with 'N' inputs(processors) and 'M' outputs(memory modules), is depicted by X _{N, M}. As discussed in Chapter two, the complexity of a crossbar is given by N x M. Complexity increases with the increase in number of inputs and outputs. This is the main limitation of this network. This reduces the scope of scalability of crossbars [6].

3.2 Benes Network

The Benes network(Figure 3.2) is a re-arrangeable multistage network. [1,6] For any value of N,d should be chosen so that $\log_d N$ is an integer. The number of stages for an N x N Benes network is given by (2logdN-1) and has (N/d) crossbar switches in each stage. Hence $B_{N,d}$ is implemented with [[(N/d)*(2log_dN-1)] crossbar switches. The general architecture is as shown in Figure 3.2. As can be seen in the Figure,

> N: Number of inputs or outputs d: Dimension of each crossbar switch (X $_{d,d}$) I: First stage switch = X $_{d,d}$ II: Middle stage switch = B $_{N/d,d}$ III: Last stage switch = X $_{d,d}$

The complexity of the network is given by $[(N/d)^* (2\log_d N-1)^* d^2]$. The network latency is a factor of $(2\log_d N-1)$, since there are $(2\log_d N-1)$ stages between input and output. There are different routing paths available between input and output. It is a limited scalability network; this and network latency are the main drawbacks of the Benes network. For very large networks Benes network implementation is cost effective.

3.3 Clos Network

Clos network is a non-blocking multistage network as stated in Chapter two. Figure 3.3 shows a typical N x M Clos network represented by $C_{N, M}$ [1,6]

The blocks I and III are always crossbar switches and II is a crossbar switch for a 3 stage Clos network. In implementations of higher order Clos networks, II is a lower order Clos network.



Figure 3.2, Benes Network[6]



Figure 3.3, Clos Network[6]

N: Number of processors

M: Number of Memory blocks

K: Number of Second stage switches

C1: Number of First stage switches

C2: Number of Third stage switches

For a three stage Clos network, $I = X_{N/C1,K}$, $II = X_{C1,C2}$, $III = X_{K,M/C2}$ and the condition for a non-blocking Clos implementation is K = N/C1 + M/C2 - 1.

A three stage Clos implementation for N = 16, M = 32, C1 = 4, C2 = 8 has K = 16/4 + 32/8 - 1 = 7. Each 1st stage switch becomes a 4 x 7 crossbar switch and the 2nd stage switch becomes a 4 x 8 Crossbar switch and each third stage switch becomes a Crossbar switch of size 7 x 4. (I = X_{4,7} II = X_{4,8} III = X_{7,4}). The complexity of a Clos network is given by C _{clos} = [K (N +M) + K (C1*C2)]. Using the non-blocking condition, K = N/C1 + M/C2 - 1. For N = M & C1 = C2, K = 2N/C1 - 1 and hence C _{clos} = $(2N/C1 - 1) \{2N + C1^2\}$.

For an optimum cross point count for non-blocking Clos networks, N/C1 = $(N/2)^{1/2}$ => C1² = 2N => C_{clos} = $((2N)^{1/2} - 1)$. 4N. (Approximately)

The Clos network can be implemented for any non-prime value of 'N'. The main advantage of clos network implementation is scalability; however disadvantages are network latency and implementation for smaller networks.

3.4 Complexity Comparison

Table 3.1 shows the complexity comparison of the three networks discussed above. In the table 'I' is the complexity and 'II' is the corresponding network implementation for different values on 'N'; here the number of inputs and number of outputs are assumed to be 'N' for simplicity in comparison.

Table 3.1 Table for Comparison of Complexity

Ν	Crossbar	Benes			Clos	los	
	I	II	I	II	I	II	
2	4	X(2,2)	4	B(2,2)	4	C(2,2)	
3	9	X(3,3)	9	B(3,3)	9	C(3,3)	
4	16	X(4,4)	24	B(4,2)	36	C(4,2)	
5	25	X(5,5)	25	B(5,5)	25	C(5,5)	
6	36	X(6,6)	80	B(8,2)	63	C(6,3)	
7	49	X(7,7)	80	B(8,2)	96	C(8,4)	
8	64	X(8,8)	80	B(8,2)	96	C(8,4)	
9	81	X(9,9)	81	B(9,3)	135	C(9,3)	
10	100	X(10,10)	224	B(16,2)	135	C(10,5)	
11	121	X(11,11)	224	B(16,2)	180	C(12,6)	
12	144	X(12,12)	224	B(16,2)	180	C(12,6)	
13	169	X(13,13)	224	B(16,2)	189	C(14,7)	
14	196	X(14,14)	224	B(16,2)	189	C(14,7)	
15	225	X(15,15)	224	B(16,2)	275	C(15,5)	
16	256	X(16,16)	224	B(16,2)	278	C(16,8)	
32	1024	X(32,32)	576	B(32,2)	896	C(32,8)	
64	4096	X(64,64)	1408	B(64,2)	2668	C(64,16)	
81	6561	X(81,81)	1701	B(81,3)	4131	C(81,9)	
128	16384	X(128,128)	3328	B(128,2)	7680	C(128,16)	

Chart 1, shown in Figure 3.4, is the graph of complexity of the three topologies versus N, the number of processors or memory blocks; for lower values of N (N <= 16). Chart 2, shown in Figure 3.5, is the graph of complexity of the three topologies versus N, the number of processors or memory blocks, for higher values of N (N \geq = 16).



Chart 1

Figure 3.4, Complexity Chart for N<= 16 [6]



Chart 2

Figure 3.5, Complexity Chart for N>=16 [6]

The equations used for calculating the complexities of the three topologies are as follows:

$$C_{clos} = (2N/C1 - 1) \{2N + C1^2\},$$

For N/C1 = (N/2)^{1/2}, taken to the closest integer value.
$$C_{benes} = [(N/d)^* (2\log_d N - 1)^* d^2],$$

$$C_{crossbar} = N^2$$

From table 3.1 and the charts in Figures 3.4 and 3.5, one can conclude that the crossbar topology has the lowest or almost equal complexity for the values of N<=16. Therefore the crossbar network is the best interconnect implementation for N<=16. This network is faster than any other network since the hardware required is less as compared to other networks. It is also a non-blocking network as there is connection capability of every input to every output. For systems having configurations of more than (16 x16) but less than (32 x32), one has to trade–off between speed and complexity, since for multistage networks like Benes or Clos, the complexity is less as compared to the crossbar network; however at the cost of speed. For systems with configurations of more than (32 x 32), the Benes network proves to be the best choice.

The HDCA system in consideration requires an interconnect network system with complexity of not more than 256 (16 x 16). Hence, from the above discussion, one can conclude that the crossbar switch is the best suitable for the HDCA system. The HDCA system as described in [5,18] has a single bus communicating between the shared memory and the computing elements (CEs). With the interconnect network acting as the communication channel between the above said components the system is as shown in Figure 3.6. The shared memory is divided into a number of blocks as can be seen in Figure 3.7. Here the number of memory blocks, 'M' is chosen such that $2^{c} = M$.



Figure 3.6, Multiprocessor Shared Memory Organization



Figure 3.7, Shared Memory Organization



Figure 3.8, Organization of Each Memory Block

A main issue in implementing a crossbar network is arbitration of processor requests for memory accesses. The arbitration issue comes into play when two or more processors, Computing Elements in this case, request for memory access within the same memory block. There are mainly two kinds of protocols for designing a crossbar interconnect, fixed priority and variable priority protocols. Round robin protocol, First-In First-Out (FIFO), Least Recently Used (LRU) and Last-In First-Out (LIFO) are some of the fixed priority protocols used. A fixed priority protocol assigns fixed priorities to the requesting processors. In case of conflict, the processor having the highest priority ends up having its request granted all the time. In the HDCA system, a variable priority protocol is used, here priorities assigned to processors dynamically vary over time based on some parameters of the system. In the HDCA system of Figure 1.1, all processors are dynamically assigned a priority depending upon individual input queue depth (see Figure 1.2) at any given point of time. In the case of conflict, the processor having the highest (deepest) queue depth at that point of time gets the request grant. When two processors accessing the same memory block have the same queue depth and priority is then determined by "processor identification number". The HDCA system needs to settle some more arbitration issues for processor conflicts. A detailed design of the implementation is described in the next chapter.

Chapter Four

Design of the Crossbar Interconnect Network

A detailed design of the crossbar interconnect network suitable for integration into the HDCA system is described in this chapter. A general overview of the organization of the computing elements, the crossbar interconnect and the shared memory with blocks is shown in the Figure 3.6. In this figure PI[i] represents the bus structure between Processor and Crossbar Switch. IM[i] represents bus structure between Crossbar Switch and Memory Blocks. The Figures 4.1a and 4.1b shows the detailed diagram of both the bus structures.

4.1 Organization of Shared Memory

The utilized shared memory organization used is shown in Figures 3.7 and 3.8. From Figure 3.7, there are $(2^c = M)$ memory blocks and the organization of each memory block is shown in Figure 3.9. In each memory block, there are 2^b addressable locations, of 'a' bits width. Hence the main memory which includes all the memory blocks has 2^{b+c} addressable locations of 'a' bits width. Therefore the width of the address bus of each processor is (c + b) bits wide and the data bus of each processor is 'a' bits wide.For the address bus "c" represents the most significant bits of the bus and "b" represents the least significant bits of the bus.

4.2 Basic Design of Crossbar Switch

Refering to the Figures 3.7 and 4.1a and 4.1b the signal ctrl[i] goes high when the processor is requesting a connection to a particular memory block. The rw[i] signal goes high when a processor has to write into the memory block and goes low when it has to read out from a memory block. The qdep[i] is the queue depth of the processor[i], addr_bus[i] is the (b+c) address of the memory location where 'c' is the block address with which the processor wants to communicate. flag[i] is an output of the crossbar switch; it goes high when the processor request is granted access to the memory block. The value of flag[i] is decided by a priority logic which is described in a later section. The bit widths of 'ctrl[i]', 'rw' and 'flag[i]' remain one bit, however the bit widths for

other inputs and outputs can vary. The design is adaptable to any number of processors and memory blocks.

Using Figure 4.2a, a generic representation of the interconnect to understand the working of the crossbar, lets take an example of processor[i] requesting access to memory block[j] represented by MB[j]. This means ctrl[i] goes high and the 'c' bits of addr bus is 'j'. Processor[i] gets connected to the bus D[i][j], through a decode logic D[i] as shown in Figure 4.2a. The address is decoded by the decoder and connection is established between processor[i] and D[i][j]. Every memory block has a priority logic block 'prl behav[j]' as shown in Figure 4.2 and 4.4. The function of this logic block is to grant access to a processor having the deepest queue depth among the processors requesting access to the same memory block. Once a processor gains access to a memory block indicated by the flag[i] going high, the connection between the processor[i] and the memory block MB[j] is established and data flow from or into the memory takes place depending on the value of rw[i]. This connection stays active as long as the processor holds deepest queue depth or the request for the memory block by processor that is ctrl[i] is high. For the case of processors having the same queue depth the processor having highest processor identification number gets the highest priority. Each priority logic block sets a value of 'sub flag'; these values are re-evaluated again if the situation of two or more processors requesting access to the same memory block arises. Otherwise, there is no change in the evaluation of 'flag'. This is achieved by a combinatorial logic refer to Appendix[A2] A flow chart showing the algorithm of the priority logic block in the Figure 4.4; is shown in the Figure 4.5. The mbaddr[x] signal shown in the flow chart corresponds to the 'c' MSBs. The flag[i] signal in Figure 4.5 is shown as signal sub flag[i] in Figure 4.4. The number of computing elements or processors is assumed to be four in this case; however this logic holds good for any number of processors. The processors whose ctrl signal is high that is those requesting access to the memory are considered for the algorithm in discussion.



Figure 4.3, Decode Logic D[i]



Figure 4.4, Priority Logic Block



Figure 4.5, Flow Chart for the Priority Logic Block in Figure.4.4

The block compares current maximum queue depth with the queue depth of every processor starting from the 0th processor. The integer values 'i'shown in the Figure 4.5 is the processor identification number, having the deepest queue depth at that particular instant. Once the comparison is done as depicted in the Figure 4.5 the flag[i] goes high, granting the access to the particular processor satisfying the logical criteria explained in the flow chart.

Thus it can be seen that the interconnect network described here gives all the processors the choice of simultaneous access to the shared memory, granted by the priority logic. The best case scenario is when all the processors have their requests granted by the priority logic. This is possible when all processors are requesting access to different memory blocks that is no two processors have the same ADDR_BLK.

The crossbar interconnect is described in VHDL using two different approaches. One is a behavioral approach; it has a single function which describes the processor prioritization done by the priority logic blocks. The VHDL code for this approach is in Appendix A1.The other is a component level (RTL level) model of the crossbar switch. This particular model has basically two types of components; the decode logic block and a priority logic block. Each processor has a pair of decoder and priority logic blocks between the processor and the memory block. The VHDL code of the interconnect is shown in Appendix A2









Figure 4.1b, IM[j] Bus Structure

A graph of the number of gates required in implementation of different sizes of interconnection networks was plotted as shown in Figure 4.6. It shows that it scalable for smaller designs. However the projected values of the gate count for values greater than 16 are expected to shoot up exponentially. The exact values could not be found out for networks greater than 8x8, since the network could not fit in the largest FPGA chip available in Xilinx 6.2.3i package.



Figure 4.6, Plot Showing Gate Count vs Size of Crossbar Interconnect Network



Figure 4.2a, Detailed Block Diagram Interconnection Network for N x M Network



Figure 4.2b, Detailed Block Diagram of the Interconnect Network

Chapter Five

Implementation of Variable Priority Interconnection and Virtual Prototype Validation of Correct Independent Operation and Operation as the Processor-Memory Interconnect of the HDCA

5.1 VHDL Design Capture

As explained in Chapter 4, the crossbar interconnect design capture in VHDL has been achieved two different ways. One is a behavioral approach [6](see Appendix A1) and the other is a component level (RTL level) approach(see Appendix A2). The structural equivalent of the behavioral description is shown in Figure 5.1. The component level approach is structurally outlined as shown in Figure 4.2a and 4.2b of chapter 4. The variable priority crossbar interconnect of [6] was validated to function correctly. It was never integrated into the HDCA. The version of this interconnect as addressed in Chapter 4, will first be independently validated in this Chapter. It will then be validated in this Chapter to perform correctly within the HDCA.

5.1.1 Modifications to Behavioral Approach

The main VHDL code [6] has a function 'flg', an entity 'main' and a process'P1'. This code is scalable(generic parameterized coding in an HDL sense) in the sense that it is possible to increase the number of processors, memory blocks, memory locations in each memory block, data width and the width of the queue depth bus. The VHDL code for the interconnect as it will be tested in the HDCA is included in the Appendix A1. Here the number of processors, the number of memory blocks and also the number of addressable locations in each memory block is assumed to be '4'. Queue depth of each computing element is also assumed to be four bits wide(See Figure 4.2a)

The code described in [6] was developed to be implemented with Xilinx Foundation series software hence it had to be modified in the following manner to display correct results using the Xilinx ISE 6.2i and ModelSim 5.7g CAD software packages. In [6] the function 'flg' consists of two 'for-loops' embedded in each other. This is modified to have a single 'for-loop' module. The revised code is attached in the Appendix A1.

5.1.2 Implementation of 4 x 4 Crossbar Interconnect

The VHDL coded interconnect network with crossbar switch integrated in HDCA [Appendix A1 and A2] are synthesized and virtually post placed and routed using Xilinx 6.2.3i CAD Tool and Modelsim 5.7g as a simulation tool. The design is tested using Xilinx XC2V 8000 from the Virtex II family of chips. It has 8 million gates configuration. The entire design development, testing and validation is done on a system with following parameters: Intel Pentium4, 3.00 GHz and 1 GB of RAM. The operating system used is Microsoft Windows XP, service pack 2.

The resource utilization and timing summary for the functionally coded crossbar switch[Appendix A1]:

Device Utilization Summary:

Logic Utilization:	
Number of Slice Flip Flops:	64 out of 93,184 1%
Number of 4 input LUTs:	697 out of 93,184 1%
Logic Distribution:	
Number of occupied Slices:	353 out of 46,592 1%
Number of Slices containing only related logic:	353 out of 353 100%
Total Number 4 input LUTs:	697 out of 93,184 1%
Number of bonded IOBs:	78 out of 824 9%
IOB Flip Flops:	32
Number of GCLKs:	1 out of 16 6%

Total equivalent gate count for design: 5,352

Timing Summary:

Speed Grade: -5

Minimum period: 3.455ns (Maximum Frequency: 289.436MHz) Minimum input arrival time before clock: 23.698ns Maximum output required time after clock: 4.840ns Maximum combinational path delay: 24.490ns The resource utilization and timing summary for the structurally coded crossbar switch

[Appendix A2]:

Device Utilization Summary:

Logic Utilization:	
Number of Slice Flip Flops:	106 out of 93,184 1%
Number of 4 input LUTs:	624 out of 93,184 1%
Logic Distribution:	
Number of occupied Slices:	318 out of 46,592 1%
Number of Slices containing only	y related logic: 318 out of 318 100%
Number of Slices containing unr	elated logic: 0 out of 318 0%
Total Number 4 input LUTs:	624 out of 93,184 1%
Number of bonded IOBs:	78 out of 824 9%
IOB Flip Flops: 32	
Number of GCLKs:	1 out of 16 6%

Total equivalent gate count for design: 5,256

Timing Summary:

Speed Grade: -5

Minimum period: 7.836ns (Maximum Frequency: 127.616MHz) Minimum input arrival time before clock: 7.714ns Maximum output required time after clock: 5.349ns Maximum combinational path delay: No path found

5.1.3 Functional Testing of a 4 x 4 Crossbar Interconnect Network

Various scenarios tested for validation of the design are described and the results are shown in simulation tracer Figures. The values shown in the tracers are represented in hexadecimal format:

Case 1:

All processors write to different memory locations in different memory blocks. All the memory locations are being written. The table 5.1 gives the addresses and contents of each address after each processor does a write.

Addr.Location	Data(case1,2)
0000[0]	1
0001[1]	2
0010[2]	3
0011[3]	4

Table 5.1 Shared Memory Address Space and Contents

0100[4]	5
0101[5]	6
0110[6]	7
0111[7]	8
1000[8]	1
1001[9]	2
1010[A]	3
1011[B]	4
1100[C]	5
1101[D]	6
1110[E]	7
1111[F]	8

In the cases described below the method to depict the parameters such as queue depth(qdep), read or write(rw), ctrl , processor requesting access to the memory(addr_bus) and the data written(data_in) is as follows(the individual values are also in hexadecimal):

Processor Number	Р3	Р2	P1	PO	Value in hex combined as shown in case 1	
qdep	1	2	3	4	1234	
rw 1 1		1	1	1	F	
ctrl	1	1	1	1	F	
addr_bus	C	8	4	0	C840	
data_in	5	1	5	1	5151	

Table 5.2 Parameters Depiction in the Cases Described

This method is used for all the cases described in this section and the section following it(section 5.1.4) *qdep is x*"1234". *rw: x*"F" *ctrl: x*"F"

Data is written in order of 1st, 2nd, 3rd and 4th data location in each memory block.

addr_bus: x" C840" data_in: x"5151" (Value shown in the table for addr_bus and data_in as an example)
addr_bus: x" D951" data_in: x"6262"
addr_bus: x" EA62" data_in: x"7373"
addr_bus: x" FB73" data_in: x"8484"

Case2:

All the processors reading out the data written in case 1 .Hence all the parameters remain the same except for r_w . The result of both the cases is observed in the simulation tracer1(see page 47)

rw: x"0"

Case 3:

qdep :x"1234"
rw: x"0"
addr_bus: x"CD56"
Processors '0' and '1

Processors '0' and '1' try to access the same memory block '1'.However since the 'qdep' of processor '0' (qdep=4) is greater than processor '1'(qdep=3), processor '0' is granted access to read out the value '7' (addr. location: 6) Similarly processors '2' and '3' try to access the same memory block '3'. However the 'qdep' of processor '2' (qdep=2) is greater than processor '3' (qdep=1).Processor '2' is granted access to read out the value '6' (addr. Location: D) The nexult charmed in the simulation tracer 1 (see page 47)

The result observed in the simulation tracer 1.(see page 47)

Case 4: *qdep: x*"2244"

rw:x"0"

addr_bus: x"CD56"

This is a situation where two processors are accessing the same memory block and both of them have same 'qdep'. The processor with highest processor number is granted access. As can be seen from the simulation tracer 2 (see page 48) that processor '1' gains access to memory block '1' and processor '3' to memory block '3'.

Processor 1 reads out '6' from location '5' Processor 3 reads out '5' from location 'C'

Case 5:

qdep:x"1234"
rw:x"F".
addr_bus:x"CD56"
data_in: x" AAAA"
Situation similar to case 3 as described above.
Here_processor_'0' and processor_'2' gain a

Here processor '0' and processor '2' gain access to the memory blocks '1' and '3' respectively.

Processor '0' writes in 'A' at location '6'

Processor '2' writes in 'A' at location 'D'

Case 6:

All the parameters kept same except for rw.

rw:x"0"

The values written in case 5 are observed in this case. The result can be viewed in the Figure simulation tracer 2(see page 48).

Data_out: x"5A6A"

Case 7:

Situation where all the four processors access the same memory block 2. *addr_bus:x"BA98" rw:x"F" data_in:x"CCCC" The qdep is the same for all. qdep:x"2222"* According to the logic designed the processor '3' with the highest processor number gains access to the memory block '2'. The result observed in the simulation tracer 2(see page 48).

Case 8:

Read out the value written in case 7.The processor '3' gained access and wrote 'C' at location 'B'.

The result observed in simulation tracer 2(see page 48).

Case 9:

All the cases described so far had *ctrl* as "*F*" In this case we observe the results changing the ctrl. ctrl:x"3" => "0011" in binary. rw: x"F" $data_in: x"BBBB"$ $addr_bus: x"FA32"$ qdep:x"4565"Processor '2' and '3' are not requesting access to the memory. Processor '0' and '1' are requesting access for the same memory block '0'. However processor '1' gains the access since its qdep(=6) is greater than qdep(=5) processor '0'. Processor '1' writes 'B' at location '3' The result observed in the simulation tracer 3(see page 49). The next stage is reading out the value written Data out: x"CDBA" Addr bus: x"FA32"

Case 10:

Case where none of the processors are requesting access to the memory blocks.

ctrl:x"0"

The result observed on the simulation tracer 3 (see page 49).

There is no change in the value.

🕂 wave - default								
File Edit View Insert Format Tools Window								
66 - 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5 -	₩ 🔈 🗡 🗠 :	⊻ ▼ ҧ Q, Q, Q, Q , B ≭ EĦ EL EL EL B¥ 3+						
 /testbench/clk /testbench/rst /testbench/dtl /testbench/ddd_bus /testbench/data_in /testbench/data_in /testbench/flag /testbench/flag /testbench/data_out 	1 0 0000 4565 FA32 BBBB 0000 0000 CDBA	$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
	2100 ps	200 400 600 800 1						
	0 ps	O ps						

Figure 5.1, Simulation Tracer 1



Figure 5.2, Simulation Tracer 2

🚧 wave - default										
File Edit View Insert Format Tools Window										
284 K B B 4	M 🕹 🔉 난 :	± 💽 🖪	ା କ୍ତ୍ରେ ସ୍) () ()	Et	et et	et 24	3 +		
★ ● ★ ● ► ★	A C C C C C C C C C C C C C C C C C C C	11111 1234 CD56 AAAA 00000 0101 5z6z (5A6A	2222 BA98 CCCC 11111 1000 ZA6A		Ef 2322 CDCC 1111 0100 CZ6A		E F F F F F F F F F F F F F F F F F F F	3+ 20000 (CDBA se 9	00000	0
	2100 ps	1200	14	100	16	500	18	300	2 n	s
	Ups									

Figure 5.3, Simulation Tracer 3

5.1.4 Component Level Description and Testing

The main VHDL code for this module 'gate_ic_a' consists of two components, 'dec_ic_a' and 'prl_behav' as can be seen in the Appendix A2. This design is also scalable as the code in Appendix A1 described above. The number of processors, the number of memory blocks and also the number of addressable locations in each memory block is assumed to be '4'. Queue depth of each computing element is also assumed to be four bits wide.

Various test cases for the verification of design are described and the results are shown in the simulation tracer Figures, it should be noted the values shown in the tracers are in hexadecimal format.

Case 1:

All the four processors are accessing different memory blocks. Eventually all the memory locations in all the blocks are written into with data. The table gives the address and memory locations of the values fed in.

Addr.Location	Data(case1,2)
0000[0]	F
0001[1]	E
0010[2]	D
0011[3]	С
0100[4]	В
0101[5]	Α
0110[6]	9
0111[7]	8
1000[8]	7
1001[9]	6
1010[A]	5
1011[B]	4
1100[C]	3
1101[D]	2
1110[E]	1
1111[F]	0

Table 5.3 Shared Memory Address Space and Contents

qdep is x"1234". *rw: x*"*F*" *ctrl: x*"*F*" Data is written in order of 1st, 2nd, 3rd and 4th data location in each memory block. *addr_bus: x*" C840" *data_in: x*"37BF" *addr_bus: x*" D951" *data_in: x*"26AE" *addr_bus: x*" EA62" *data_in: x*"159D" *addr_bus: x*" FB73" *data_in: x*"048C"

Case2:

All the processors read out the data written in case 1 .Hence all the parameters remain the same except for r_w. The result of both the cases is observed in the simulation tracer4 *rw:* x"0"

Case 3:

qdep :x"1234"

rw: x"0"

addr_bus: x"EF01"

Processors '0' and '1' try to access the same memory block '0'.However since the 'qdep' of processor '0' (qdep=4) is greater than processor '1'(qdep=3), processor '0' is granted access to read out the value 'E' (addr. location: 1)

Similarly processors '2' and '3' try to access the same memory block '3'. However the 'qdep' of processor '2' (qdep=2) is greater than processor '3' (qdep=1).Processor '2' is granted access to read out the value '0' (addr. Location: F)

Hence the value of flag is x "5

The result observed in the simulation tracer 5.

Case 4:

qdep: x"2244" rw:x"0" addr_bus: x"EF01" This is a situation where two processors are accessing the same memory block and both of them have same 'qdep'. The processor with highest processor number is granted access. As can be seen from the simulation tracer 5 that processor '1' gains access to memory block '0' and processor '3' to memory block '3'. Processor 1 reads out 'F' from location '0'

Processor 3 reads out '1' from location 'E'

Case 5:

qdep:x"1234"

rw:x"5" => "0101" in binary.

addr_bus:x"EF01"

data_in: x" AAAA"

Situation similar to case 3 as described above.

Here processor '0' and processor '2' gain access to the memory blocks '0' and '3' respectively.

Processor '0' writes in 'A' at location '1'

Processor '2' writes in 'A' at location 'F'

Case 6:

All the parameters kept same except for rw.

rw:x"0"

The values written in case 5 are observed in this case. The result can be viewed in the Figure simulation tracer 5.

Data_out: x"1AFA"

Case 7:

Situation where all the four processors access the same memory block 2.

addr_bus:x"7654"

rw:x"F"

data_in:x"1111"

The qdep is the same for all.

qdep:x"2222"

According to the logic designed the processor '3' with the highest processor number gains access to the memory block '2'.Value '1' is written at location '7'.The result observed in the simulation tracer 6.

Case 8:

Read out the value written in case 7.The processor '3' gained access and wrote '1' at location '7'.

The result observed in simulation tracer 6.

Case 9:

All the cases described so far had *ctrl* as "*F*" In this case we observe the results changing the ctrl. $ctrl:x^{n}C^{n} => "1100"$ in binary. $rw: x^{n}F^{n}$ $data_in: x^{n}EEEE"$ $addr_bus: x^{n}FE32"$ $qdep:x^{n}1232$ Processor '0' and '1' are not requesting access to the memory. Processor '2' and '3' are requesting access for the same memory block '3'. However processor '2' gains the access since its qdep(=2) is greater than qdep(=1) processor '3'. Processor '2' writes 'E' at location 'E' The result observed in the simulation tracer 6. The next stage is reading out the value written Data out: x^{n}IEFB" Addr bus: x^{n}FE32"

Case 10:

Case where none of the processors are requesting access to the memory blocks.

ctrl:x"0"

The result observed on the simulation tracer 6.

There is no change in the value.



Figure 5.4, Simulation Tracer 4



Figure 5.5, Simulation Tracer 5



Figure 5.6, Simulation Tracer 6

A brief overview of the cases discussed in 5.1.1 and 5.1.2 can be obtained from the following graph in Figure 5.7 shown below.

The parameters which decide on the priority logic as described in section 5.1.1 and 5.1.2 are 'r_w', 'qdep', 'ctrl', 'addr_blk' and processor identification number. The chart is shown considering that all the processor's 'ctrl' signal is at logic '1' (request for access to the data memory), 'r_w' could be either a '0'or '1' (processor could either read or write from the data memory). Hence the chart is plotted taking 'qdep', 'addr_blk' and processor identification number as the parameters. The processors which granted access are shown in solid color bars and those which are denied are transparent or clear.

At time '1':

Processor 0 has queue depth of '4' and requests access to block 0(Blk0).

Processor 1 has queue depth of '3' and requests access to block 1(Blk1).

Processor 2 has queue depth of '2' and requests access to block 2(Blk3).

Processor 3 has queue depth of '1' and requests access to block 3(Blk3).

Since all the processors are accessing different memory blocks all of them are granted access as can be seen from the chart.



Figure 5.7, Brief Overview of Priority Logic for the Interconnection Switch.
At time '2':

Processor 0 has queue depth of '4' and requests access to block 0(Blk0).

Processor 1 has queue depth of '3' and requests access to block 0(Blk0).

Processor 2 has queue depth of '2' and requests access to block 3(Blk3).

Processor 3 has queue depth of '1' and requests access to block 3(Blk3).

In this case as can be seen processor P0 and P1 are requesting access to the same memory block 0, however since the queue depth of processor P0 (qdep=4) is higher than processor P1(qdep=3), the processor P0 is granted access to block 0 and processor P1 is denied access. Similarly processor P2 and P3 are requesting access to the same memory block 3, the processor P2 is granted access to the memory block 3 since the queue depth of processor P2 (qdep=2) is higher than processor P3 (qdep=1).

At time '3':

Processor 0 has queue depth of '4' and requests access to block 0(Blk0).

Processor 1 has queue depth of '4' and requests access to block 0(Blk0).

Processor 2 has queue depth of '2' and requests access to block 3(Blk3).

Processor 3 has queue depth of '2' and requests access to block 3(Blk3).

In this situation again processor P0 and P1 are requesting access to the same memory block 0, the queue depth for both the processors is the same (qdep=4). Hence according to the logic described in chapter 4, processor with higher identification number (Processor P1 in this case) is granted access. Processor P2 and Processor P3 are accessing the same memory block 3 and have same queue depth (qdep =2), hence similar to the situation discussed here for processor P0 and P1 the processor P3 is granted access since it has the highest processor identification number in this case.

5.1.5 Validation of crossbar switch via HDCA system

The crossbar switching network as described in Appendix A2 is embedded in the second phase "virtual" prototype of the HDCA system. The interfacing of the crossbar switch with the entire system involved major modifications to the first phase HDCA system [5] and some enhancements to the crossbar network in Appendix A2.

5.1.5.1 Changes and Enhancements to the First Phase Prototype

The base functional model of the first phase prototype [5] of the HDCA is unable to exhibit correct results at all times using Xilinx ISE 5.2i. On careful observation it is observed that small components which constitute towards the working of the entire system were not functioning correctly. In order to get the system to work as desired some major modifications and addition of some components had to be done to the first phase system. Due to frequent software related issues in the Xilinx ISE5.2i a decision was made to shift to the higher version, Xilinx ISE6.2.3i which is a much more stable version. In this section a brief description of the modifications made are listed component wise.

PE Controller

The following problems were noted in the first phase system [5]. In the state OP11 where in values are added immediately to the register value [7], the system failed to give out correct results. As a solution to this problem a multiplexer M5 is added to the existing Memory – Register Architecture [5]. This change allowed the output value of the Instruction Register IR0 to be connected directly to the register R3. The changes made have been separately shown in the Figure 5.8. Also the subtraction operation performed was giving incorrect results. The state OP5 was unable to give correct subtraction results. Appropriate changes are made to render correct results. These changes have been incorporated in the second phase system [7].

Another problem was encountered in the data input process into the ALU of the PE. The bidirectional data bus was directly connected to the ALU input which was a combinational logic, due to this unwanted data was also fed into the system along with correct values. Finally it resulted in an output with unwanted values and incorrect results. As a solution to this problem a register is introduced in front of the combinational logic circuit, the ALU. This change allowed only the correct values to enter the combinatorial logic and outputted correct results. The diagram with both the changes made is shown in Figure 5.9.



Figure 5.9, Memory/Register Architecture with Added Features



Figure 5.8, Changes Made to PE Controller- Additional Mux M5

Interface Controller

For pipelined execution of the applications running on HDCA the control logic module had to be modified. In the work done in [1982 paper], the HDCA system is capable of running multiple copies of the same application simultaneously on the system. Different copies of the same application are distinguished on the basis of the 'Time Stamp' field of the command token as shown below in Figure 5.6. For the entire set of token format refer [7]

Command Token

Hold Field	Physical Location	Time Stamp	Process Number	XXXXXXXX	Data Address
31	30 24	23 21	20 16	15 8	7 0

Figure: 5.10a Command Token Format of the HDCA System

An application developed in [5] is designed to meet the pipelined nature of the HDCA, however on running an application it gvives out incorrect results. On a closer examination of the behavior this discrepancy was due to the signal 'outbuf' in the control logic module. At the end of every process execution a 'Send PRT' and a 'StopL' token is being issued by the CEs which completed the process to the PRT Mapper. The signal 'outbuf' as mentioned above is being used in the formation of these tokens. With multiple

copies running on the system simultaneously, it was observed that the value of first copy of 'outbuf' was getting overwritten by the consecutive copy of 'outbuf' before the value is used. This resulted in loss of data for the first application and hence abrupt termination of the first application. The code for the formation of 'Send PRT' and 'StopL' tokens can be obtained from Appendix A of [5].

A major modification had to be introduced in the system to fix this particular problem. Logic is established to differentiate among the command tokens with the help of the 'Time Stamp' field of the command token in Figure 5.6. An array like structure is introduced to store the data required in the formation of the 'Send PRT' and 'StopL' tokens. The command token format is also changed in the wake of this change. The bits from 15 down to 8 in the token which were don't cares(X) are changed to all '1s'. Along with this change a new process 'get_data' is introduced in the control logic module in order to parse the command tokens appropriately. The new format of the command token is shown in the Figure 5.7

Command Token

Hold Field	Physical Location	Time Stamp	Process Number	11111111	Data Address
31	30 24	23 21	20 16	15 8	7 0

Figure 5.10b: New Token Format for the Command Token of the HDCA As can be seen from the format above the 'Time Stamp' field is 3 bits wide allowing 8 copies of the same application to run simultaneously on the system.

Another capability of this system as discussed in [3] is the 'Dynamic Node Level Re-configurability' where in during the execution of an application the queue builds up and on reaching a set threshold value, a new CE is configured on the fly to take up the extra load of the overloaded CE. One of the problems faced while testing this property was loss of command tokens. The system failed to parse them, resulting in a sudden termination of the entire copy of the corresponding application. A new delay state is added to the control logic module.

Dynamic Load Balancing Circuit

As a part of verifying the correct functioning of the HDCA system, numerous applications are run on it. While running one of the applications as shown in Figure 5.11, it was observed that the join operation of the processes P2 and P3 to process P4 was showing incorrect results.



Figure 5.11, An Example of a Process Flow Graph

On close scrutiny the problem was found in the 'dynamic load balancing circuit' module. It can be seen from the Figure above that during the join operation of P2 and P3, the register R6 as shown in Figure 2.4 of [7], is utilized to store values of the Physical Location, Process Number and the Data Location. This register is used specifically for the join operation; it stores the values of Process Number and Physical Location of the current process, P2 in this case. These values are used by the consecutive process, P3 in this case so that they map to the same resultant process P4 here. The problem in this join operation was that the system failed to understand that the operation is a join operation owing to the fact that the values stored in R6 were not being assigned to the next process. The change is documented in the Appendix A2.

Input ROM

An input ROM is designed and introduced in the HDCA system in order to input data values on which the application runs. The data is requested into the system in a particular fashion and hence a core generated module could not be used. It is observed that the data is requested every third clock cycle by the system, to facilitate transfer of values from ROM a special signal 'valid' as output. Only the values that are output every third clock cycle are considered to be valid and are sent inside the system.

Multiplier CE

This CE is another important addition to the HDCA system enhancing its heterogeneity. Multiplication forms a major part in the applications for Digital Signal Processing and the like; earlier the applications running on the application were limited because of the lack of multiplier CE. Therefore a new Multiplier CE is developed and integrated along with the other CEs. There are various ways in which a multiplier can be designed, a few of them are Booth's algorithm and core generated multiplier. After having carried out a survey of multipliers it is observed that multipliers designed using Booth's algorithm consumed more power as compared to the core generated multipliers. Since the factor of consumption of low power was of prime importance a design decision was made to use the multiplier as shown in the Appendix A2. As can be seen the multiplier is not a core generated, however on synthesis it is clear that the system has utilized the core generated multiplier to infer the coded multiplier.

Crossbar Interconnect Network

As described in the chapter 4, in which the crossbar switch is found to be the best interconnection for the HDCA system, it is introduced and integrated with the architecture. This is a step forward in the effort to make the HDCA system more scalable and effective. One major problem faced in the first phase of the system was that of bus contention in the light of two or more processors trying to access the data memory. This issue is addressed effectively by the addition of the crossbar interconnect network. The following section consists of two applications run on the HDCA system with the crossbar embedded into the system. A design decision was made to use the component level crossbar network explained in chapter 4. It should be noted here that depending on which CE accesses the memory block (refer Chapter 4) the values stored in the memory can be viewed at the ports "mem_out_0, mem_out_1, mem_out_2, mem_out_3" for processes executed by CE0,CE1,CE2 and CE4 respectively. Similar argument holds good for their

respective address locations which can be observed at "mem_ad_out_0...3"(4 different ports). These ports are shown in all the following Figures.



5.1.6 Application 1 Described with Acyclic Process Flow Graph

Figure 5.12, Process Flow Graph for Application 1

Each process can be described in more detail as follows:

- P1 Input of 'n' numbers into the Shared Data Memory from the InROM.
- P2 Add First 'n/2' numbers inputted and store the result in Data Memory.
- P3 Add the next 'n/2' numbers inputted and similar to P2 store the value in data memory.
- P4 Multiply the result of P2 by value 'k' stored in the instruction memory of the Multiplier CE.
- P5 Divide the result of P3 by value 'k' stored in the instruction memory of the Divider CE
- P6 Subtract the result of P5 (Multiplication) from P4 (Division) and store the value in the data memory.
- P7 Output the final value of the result obtained in process P6.

The process flow graph described is tested by running two copies of the same application, giving two command tokens. The initialization tokens and the instruction sets are described in detail in Appendix B. For the application described the number of values inputted 'n' is assumed to be 10(unsigned) and 'k' is assumed to be 2(unsigned). The

command tokens are inputted after the initialization tokens. The two command tokens given are: x"0101FF03" with time stamp as "000" and x"0121FF11" with time stamp as "001". They address the PRT mapper to map the first process P1 for both the copies. Here since none of the CEs are being used the PRT mapper allocates CE0 for both the copies of P1, as CE0 has a higher priority over CE1 on process P1.Figure 5.13 shows the two command tokens being issued to the CE0.

The first instruction issued by the interface controller of each CE is shown in the waveforms at the ports "db_pe_icm0_fin0 for CE0 and similarly for other CEs. These ports taken out are from the connection signal between individual CE and its Controller as shown in Figure 1.1. CE0 begins execution of process P1, it inputs 10 values from the input bus 'inpt_data0' into the shared data memory, the Figure 5.14 shows the inputting of first 5 values(all 2sin this case) into the data locations starting from x"03"of shared memory block. The Figure also indicates CEs accessing, a particular block in the memory, for instance in this case CE0 is accessing block 'blk0' (refer to the last two signals of the waveform in Figure 5.14). The inputting of the remaining 5 values is shown in Figure 5.15. It can be seen that the 'rq_ipt0' goes high whenever CE requests a value to be entered in a particular location. Consequently the 'idv0'signal is made high, to allow the inputting of values. The values stored in memory can be viewed at the "mem_out_0".

After the process P1 is executed, as seen in process flow graph (Figure 5.12) process P1 forks to two processes, resulting in two command tokens (x"01020003" and x"01030003") being issued to the PRT mapper. This is depicted in Figure 5.16

PRT Mapper chooses the most available CE and allocates the processes. In this case the process P2 is mapped to CE0 since it is the most available and process P3 is mapped to CE1. The reason P3 is allocated to CE1 is that this CE is made the most available for process P3 by changing 'ram address' field in Load PRT Mapper Token [7]. It should be noted here that this value could be changed to get different results; this application is run as per values in Appendix B. The Figure 5.17 shows the command tokens being issued to the CEs, process P2 to CE0 (x"0302FF03") and P3 to CE1 (x"0203FF03"). At the end of process P1 for the copy 1 of the application, the execution of process P1 for 2nd copy of the application begins, the instruction is issued by the CE0

("9C11 3003"). In the meantime CE1 starts execution of the process P3 for the first copy ("9C03 3024"). In this case CE0 and CE1 are accessing the same memory block 'blk0', however not at the same time hence there are no conflicts. All these developments can be seen in the Figure 5.18.

At the end of the execution of process P1 of copy 2, two command tokens are generated by CE0 and issued to the PRT mapper, similar to copy1. It is shown in Figure 5.19. The PRT Mapper makes a selection of the most available CE and allocates the processes to the particular CEs. Figure 5.20 shows that the PRT Mapper allocates P2 to CE0 and P3 to CE1 giving out the tokens x"0323FF11" and x"0223FF11".

The execution of process P2 of copy 1 begins after the end of process P1 of copy 2. The instruction x"9C03 3017" is being issued to the CE0. This is shown in Figure 5.21. In Figure 5.22 it can be seen that the instruction for process P3 is issued by CE1 x"9C11 3024" and also a command token x" 01050003" for the process P5 is being issued to the PRT Mapper as the execution of process P3 ends. The process P5 is a division operation as shown in Figure 5.12, the PRT Mapper allocates the process P5 to the Divider CE as can be seen from the token x"0405FF03". The stored data values in the data memory, the result of the addition of first 5 and the last 5 values before and after the division and multiplication results and final results are shown in the appendix B.



Figure 5.13, Command Tokens for Both Copies of P1 to CE0 Issued by PRT Mapper



Figure 5.14, First Instruction and Input of First Five Values.



Figure 5.15, Input of Last 5 Values for Process P1 of copy 1



Figure 5.16, Two Command Tokens Issued to PRT Mapper of Copy 1



Figure 5.17, Command Tokens Issued to CE0 and CE1 by PRT Mapper of Copy 1



Figure 5.18, Instructions for Process P1 of Copy 2 and for Process P3 of Copy 1



Figure 5.19, Two Command Tokens Issued to PRT Mapper for Copy 2



Figure 5.20, Two Command Tokens Issued to CEs by PRT Mapper for Copy 2



Figure 5.21, Instruction Issued by CE0 of Process P2 for Copy 1



Figure 5.22, Instruction by CE1 of P3 Copy 2 and Commend Token from PRT to CE2

The division operation is shown in the Figure 5.23, the division of value unsigned '10' (result of addition of last 5 values of process P3) at x"0E"by unsigned'2', the result unsigned '5' is obtained after a 20 clock cycle delay and is stored at the same location of '10' that is x"0E". To exhibit perfect division operation the ports of the divider CE are taken out and shown in the lower part of the same Figure 5.23. At the end of the execution the Divider CE sends the command token to the PRT Mapper x"81060003" which signifies that it is a join operation. The PRT Mapper waits for the P4 process to execute and issue similar token to the PRT Mapper.

After the execution of process P2 by CE0 it sends the command token x"01040003" to the PRT Mapper. The next process is P4, multiplication operation; hence the PRT Mapper allocates the process to the Multiplier CE (CE4). It issues a command token x"0504FF03" to CE4. This is shown in Figure 5.24. The Figure also shows the issuance of instruction for process P3 for copy 2 to CE0 "db_pe_icm_0_fin0".

Figure 5.25 elaborately shows the multiplication operation after the issue of the multiplier instruction. The value unsigned '10' stored at location x"0D" (addition of first 5 values in process P2) is multiplied by unsigned '2'. The result, unsigned '5' is stored at same location x"0D". These values can be seen at port "mem_out_3" and locations at "mem_ad_out_3" of the waveform. The ports of the multiplier CE are taken out and shown in the waveform of Figure 5.25 to further exhibit the functioning of the multiplier CE. At the end of process P4 a command token is being issued by CE4 to the PRT Mapper x"81060003" which indicates a join process P6 similar to the Division process explained earlier.

The process P2 of copy 2 after execution sends a command token for process P5 to PRT Mapper and eventually the PRT Mapper sends the command token to the Divider CE. This is shown in Figure 5.26. The detail division operation is shown in Figure 5.27.Here the unsigned value '10' stored at x"1C", refer to Appendix B is divided by unsigned value of '2'. The result is stored in the same location x"1C" as shown in the waveform of Figure 5.27.Values observed at "mem_out_2"at location "mem_ad_out_2". Similar to the division operation of copy 1 the divider ports are taken out to confirm perfect functioning of the divider CE. The following command token for process P6 is issued by CE2 to PRT mapper.



Figure 5.23, Division Op. for P5 with Results, Command Token to PRT Mapper Copy 1



Figure 5.24, Command Tokens for P4 to PRT Mapper, from PRT to CE4 for Copy 1



Figure 5.25, Multiplication Operation by CE4, Token Issued to PRT Mapper Copy 1



Figure 5.26, Command Token for P5 Issued to PRT Mapper, from PRT to CE2 Copy 2



Figure: 5.27 Div Op.for P5 with Results, Command Token to PRT Mapper for Copy 2

In Figures 5.25 and 5.27 it can be seen that two CEs are accessing the same memory block 'blk0'.In the meanwhile the PRT Mapper allocates CE1 to compute the process P6 of copy 1 as can be seen from Figure 5.28. The instruction x"9C03 9803 3032" for the join operation is issued to CE1.From Figure 5.12, it is understood that in the process P6 the values obtained from the result of process P4 are subtracted from result of process P5. The value unsigned '5' (result of division) at location x"0D", is subtracted from unsigned '20' (result of multiplication) at x"0E" and the result unsigned '15' is stored at location x"0F". The result of the process P6 is outputted by the process P7. At the end of process P6 a command token is issued to the PRT mapper and consequently the PRT Mapper allocates the process outputs the results of the subtraction operation in P6. Hence the result can be seen as explained earlier in Figure 5.29. Also it can be seen in the Figure the command token for process P4 of copy 2 being issued to PRT Mapper and eventually a command token x"0524FF11"seen at port "token_bus_prt_pe" issued to the Multiplier CE to execute the process P4 of multiplication.

After the command token for the process P4 is issued to Multiplier CE, the instruction is issued and multiplication takes place. The value unsigned '10' stored as a result of the execution of process P2 at x"1B" is multiplied by unsigned '2', the result is stored at the same location x"1B". At the end of process P4, a command token x"81060011" for the join process P6 is issued. This is shown in Figure 5.30.

The PRT Mapper allocates the next process P6 to CE1 since it is the most available CE at that point of time. The instruction for the process P6 is given out to CE1, x"9C11 9811 3032". This can be see from Figure 5.31. Subtraction operation takes place. The result of the process P5 (division) is subtracted from the result of P4 (multiplication) similar to the copy 1. The result is stored at x"1D", refer to the Appendix B. The value of the final result is outputted in the next process P7. Hence after the execution of process P6 the command token to execute process P7 is given to the PRT Mapper which in turn allocates CE0, it issues the instruction x"9C11 3039". The result unsigned '15' can be seen in Figure 5.32 at port "mem out 0" at location "mem ad out0" (x"1D").



Figure 5.28, Join Instruction for Process P6 for Copy 1



Figure 5.29, Process P7 Instruction and Final Output of the Result of P6 for Copy 1



Figure 5.30, Multiplication Process Result, Command Token to PRT Mapper Copy 2



Figure 5.31, Join Process P6 Instructions for Copy 1



Figure 5.32, Process P7 with Final Value of the Result of Process P6 for Copy 1

5.1.7 Application 2 Described with Cyclic Flow Graph



Figure 5.33, Application for Swapping of two Values

Each process shown in figure 5.33 is explained in more detail as follows:

- P1 Input 2 large values say T1 and T2 with T1>T2
- P2 Add unsigned '10' to T2 to get a new value of T2.
- P3 Check if T2 =T1 orig. If yes, branch to P6 (Exit PN), display both T1 and T2 Else branch to P2 again (feedback loop)
- P4 Subtract unsigned '10' from T1 and update the new value of T1.
- P5 Check if T1=T2 orig. If yes, branch to P6 (Exit PN), display both T1 and T2 Else branch to P4 again (feedback loop)
- P6 Display the values of T1 and T2 and then exit. The values should be swapped with respect to their original locations.

There are certain modifications done to the HDCA system to function correctly for the loop application described here. The figure 5.33 shows that process P6 is a join operation it is executed only when the condition for the Exit PN is satisfied. Each time the execution of the application loops back (P3 loops back to P2 and P5 to P4) the command token generated and issued to the PRT Mapper by the CEs executing processes P3 and P5 have the join bit field set to logic '1'[5]. However the next process is process P2 for P3 and process P4 for P5 rather than process P6, the actual join process. The join process check in the controller of PRT mapper is modified to handle this issue. When the condition for the Exit PN is satisfied the system should be able to properly join the two processes P4 and P5 in this case. In order for this part to function correctly the 'StopL' token format is modified. The bits from 15 down to 8 in the 'StopL' token are all at logic '0' state. The bit 15 in this case is modified to be at logic'1'.This bit is used by the PRT Mapper to indicate that the token is for the real join operation. The system works perfectly with these changes made and outputs correct results refer to Appendix B.

The process flow graph shown above is tested by running a copy of an application. The initialization tokens and instruction set for processes of the application are described in detail in Appendix B. For this application the value of T1 (original) is unsigned '100'and value of T2 (original) is unsigned '60'. As can be seen from the description of processes the values of T1 and T2 change and are different from original as the application progresses, hence the values are inputted twice into the data memory. This ensures that one of the pairs of values inputted remains intact. A command token (x"01010003") is inputted into the system. It triggers the system to begin the application. It addresses the PRT mapper to map the process P1 to a CE which is the most available at that point of time. It is observed that PRT mapper allocates process P1 to CE0 as it has higher priority over CE1. The instruction is issued by controller of CE0 which prompts the CE0 to input values from the input ROM, it should be noted here that a new component 'inrom' has been added into the system in order to facilitate inputting different values of data into the system's data memory. Figure 5.34 shows the instruction issued to CE0 indicated by port name "db pe icm0 fin0" (connection between interface controller module and PE) refer to Figure 1.1; the signal is taken out as the port name. The execution of the process P1 begins by inputting values from 'inrom'. Figure 5.34 shows that two values unsigned '60' and '100' are input at locations x"03" and x"04". The values can be seen at the "mem out 0" since CE0 is executing the process. The Figure 5.31 shows the inputting of the next 3 values into the data memory. They are unsigned '10', '60' and '100' at locations x"05","06" and "07" respectively. In the set of waveforms that follow it should be noted that the ports "db req0 dbug, db req1 dbug,

db_req3_dbug" are the signals coming from CEs 0, 1 and 3 respectively. These signals go high when the CE requests access to the memory. Similarly ports "db_grant0_dbug, db_grant1_dbug, db_grant3_dbug" are signals coming from the crossbar network to the CEs that are granted access.

At the end of process P1, it forks to two processors P2 and P4 as can be seen from 5.33. Hence two command tokens are issued by CE0 to PRT Mapper; it maps the two processes to CEs depending on the availability. It is observed that process P4 is allocated to CE0 and process P2 to CE1. In this case for process P2, CE1 is made the most available in a similar way as described in the application 1, this setting could be changed. It can be seen in Figure 5.36, the instruction for P4 is issued to the CE0 and instruction for P2 is issued to CE1. The execution of the process P2 can be seen at "mem_out_1" and corresponding address at "mem_ad_out_1" since CE1 is executing it. Similarly it can be seen that CE0 is executing the process P4 on observing line "mem_out_0"and location at "mem_ad_out_0". The result for process P2 which is unsigned '70'is stored at location x"03" and result of process P4, unsigned '90' is stored at location x"04".

At the end of each process P2 and P4, command token is issued by the CEs to the PRT Mapper which in turn finds the most available CE and maps the processes to it. Figure 5.37 shows the instruction (x"9C03 3014") for process P3 is being issued to CE0. In this process the values unsigned '100' at x"07" and value at x"03" are compared for equality. In this case the values are not equal since unsigned '100' \neq unsigned '70'. The execution loops back to process P2 as per the condition stated in the explanation of the processes.

Similar to process P3 which executes after P2, process P5 is executed after process P4. In process P5 also the values unsigned '60' at x"06" and value at location x"04" are compared. If the values do not match, the execution loop backs to execute process P4 again. At this time the values are not equal hence the process P4 is executed again. This is shown in Figure 5.38. It also shows the instruction for process P2 issued by the interface controller of CE1 to CE1.



Figure 5.34, Instruction for Process P1 and Input of First two Values


Figure 5.35, Process P1 Inputs of Last 3 Values



Figure 5.36, Instructions for Processes P2 and P4 with Results



Figure 5.37, Process P3: First Comparison



Figure 5.38, Process P5: First Execution

The detail execution of process P2 is shown in Figure 5.39. The addition operation takes place and at this point of time the result calculated is unsigned '80' (70 + 10) and is stored at location x"03". It can be concluded by observing the ports "db_req0_dbug, db_req1_dbug" and corresponding "db_grant0_dbug, db_grant1_dbug"that CE0 and CE1 are accessing the same memory block (block 0). However since the CEs are accessing the same memory block the processor requesting the memory access early in time is granted access. After execution of P3 and looping back to P4, the PRT Mapper allocated process P4 to CE0 as can be seen in Figure 5.40. The subtraction of unsigned '10' from value at location x"04"takes place. In this case the result calculated is unsigned '80' (90 -10) at location x"04".

At the end of process P2, the updated value is checked once again against the original value. This is done in process P3 as seen earlier. The execution of process P3 for the second time is shown in Figure 5.41. The CE0 executes this process as is seen from the instruction issued by interface controller of CE0 to CE0. Since the values compared are not equal, the application loops back to execute process P2 again. The command token x"81020003" is issued by CE0 to PRT Mapper (note the "token_bus_prt_pe" port which is a signal connecting CEs and Token Mapper, refer to Figure 1.1).

After the execution of process P4 as explained earlier, the original value at location x"06" which is unsigned '60' is compared with the new value obtained as a result of process P4. This is shown in Figure 5.42. The value at location x"04" is now unsigned '80'. It is evident that the values being compared are not equal, hence the application execution has to loop back to execute process P4. The command token for P4 is issued by CE0 to PRT Mapper as shown at port "token_bus_prt_pe": x"81040003". The Figure also shows the instruction for process P2 issued to CE1 by its interface controller. The execution of the process P2 and the result is shown in detail in Figure 5.43. As can be seen from port "mem_out_1" unsigned '80' at x"03"("mem_ad_out_0") is added with unsigned '10' at x"05" result unsigned '90' is stored at the x"03".

The process P4 is also executed again for the third time. The execution is done by CE0. It is shown in Figure 5.44. The value unsigned '80' at x"04" obtained from earlier execution is subtracted by unsigned '10' at x"05" and the result unsigned '70' is stored at the same location x"04".



Figure 5.39, Process P2: Second Execution



Figure 5.40, Process P4: Second Execution



Figure 5.41, Process P3: Second Execution



Figure 5.42, Process P5: Second Execution



Figure 5.43, Process P2: Third Execution



Figure 5.44, Process P4: Third Execution

At the end of process P2 again the comparison operation takes place in process P3.The values compared are unsigned '100' at x"07" and unsigned '90' at x"03". Since the comparison result is not equal, it loops back again to execute P2. Figure 5.45 shows the execution of process P3 for the third time.

Similarly the process P5 is also executed again for the third time. After the execution of process P4 the updated value is compared with the original. Here new value unsigned '70' at x"03" is compared with the original unsigned'60' at x"06". The values are not equal and hence application loops back to execute process P4. The values can be seen at port "mem_out_0" and locations at "mem_ad_out_0" of Figure 5.46.The instruction for the process P2 is also seen to be issued to CE1 by its interface controller. The detail application is shown in Figure 5.47.

The process P2 is executed again after the looping back from process P3. As seen in Figure 5.47 process P2 is executed by CE1 and the results can be viewed at port "mem_out_1" and locations at "mem_ad_out_1". In this case unsigned value '90' at location x "03"added to value unsigned '10'at x"05" to get the result unsigned value '100'at x"03".one can also observe the requests and grants port lines depicting that both CE0 and CE1 are accessing the same memory block '0'.

Process P4 is also executed again as a result of looping back from process P3. This process is executed by CE0 as seen from the Figure 5.48. Observing port "mem_out_0" and locations "mem_ad_out_0", the subtraction operation and the result can be seen. The value unsigned '10' at x"05" is subtracted from updated value at location x"04", unsigned '70' in this case. The result unsigned '60' is stored at x"04".

After the execution of process P2 for the fourth time the process P3 is executed again by CE0. The value at x"03" unsigned '100'is compared with the original value unsigned '100" at x"07". The result of the comparison is satisfied that is the two values compared are equal. Hence the condition for exiting the loop is satisfied, the application proceeds to execute process P6 which is a join operation as can be seen in Figure 5.33. This is shown in Figure 5.49.



Figure 5.45, Process P3: Third Execution



Figure 5.46, Process P5: Third Execution



Figure 5.47, Process P2: Fourth Execution



Figure 5.48, Process P4: Fourth Execution



Figure 5.49, Process P3: Fourth Execution, Exit of Loop, Token Issued to PRT Mapper

It can be observed from all the Figures in this application that the signal 'state' is taken out from all the interface controller modules as a port. The controller for CE0 goes into the 'StopL' state since the Exit Loop condition is satisfied. CE0 issues a command token x''81060003''to the PRT mapper. The mapper waits for other join token which is sent by process P5 after the exit PN condition is satisfied.

The process P5 is executed by CE0 and the instruction is issued by its interface controller, it is shown in Figure 5.50. The value at location x"06", '60' (unsigned) is compared with updated value unsigned '60' at x"04". The values are equal and hence the condition for the Exit loop is satisfied. The execution proceeds to process P6 and CE0 issues a command token x" 81068003" similar to process P3 as described earlier. The state of the controller of CE0 goes into the 'StopL' state.

The PRT Mapper receives both the tokens of the join process P6. It maps CE1 as the most available CE to execute process P6. The instruction is issued by CE1 interface controller to CE1.The values can be seen at the port "mem_out_1" and locations on "mem_ad_out_1" port. It can be observed that the values '100' (unsigned) which was at x"04" and '60' (unsigned) at x"03" are swapped with respect to the locations. At the end of process P6 the value '100' (unsigned) is at x"03" and value '60' (unsigned) is now at x"04".This is shown in Figure 5.51.



Figure 5.50, Process P5: Fourth Execution, Exit of Loop, Token Issued to PRT Mapper



Figure 5.51, Process P6 Join Operation, Final Results, Values Swapped

5.1.8: Latency and Starvation Issues

Latency or delay within a crossbar switch, measured in terms of the amount of the input to output delay, is a constant. [4] The crossbar possesses a constant rate of delay. It is observed that the time required for the grant signal to go high after a request signal is made high by a CE is two and half clock cycles. Once the connection is established between the CE and memory block it takes one clock cycle to read out values from the memory and also one clock cycle to write in data. These delays can be observed from the waveforms shown for the execution of applications described above in section 5.1.3 and 5.1.4.

Chapter 3 discussed choosing the arbitration technique for processors requesting memory access. A variable priority arbitration scheme is used in the design of the crossbar in this case. The priority is based on the value of the queue depth of individual processors [5] [7] [15]. In case there is contention for the same memory block the processor with the highest memory block is granted access. The issue of starvation may arise when the processor, granted access to the memory block continues to request for memory access. In this case the other processors requesting memory access have to wait for an indefinite time until the processor having high priority ceases to request memory access. This can be a serious problem in interconnection networks and has to be given special attention. Fortunately, in this situation where the crossbar switch is being used in a HDCA system, this issue is taken care off. According to the design of the HDCA architecture [5,7,15] the PRT mapper allocates process requests to the individual CEs according to their availability at that point of time during an application run. The availability is determined by tokens lined up in the queue of the processors. Hence in a situation where in processor with highest priority keeps on getting access to the memory block, the PRT Mapper eventually assigns the new processes to the other CEs since the processor with highest priority already has deeper queue depth already. After some time the processor which had been granted access, no longer has the highest (deepest) queue depth and hence the access to the memory ceases. This allows the other processors to access the memory blocks.

However, in other systems where the crossbar could be used in an environment different from the HDCA system, one way to overcome this issue is to make use of the operating system used. The amount of time any processor can be granted access to the memory block could be preset to a certain amount. Once any processor is granted access the operating system should start the timer and at the end of the preset time check if the processor still has access to memory and if yes, then it should be removed at the end of the stipulated time making provision for other processors to gain access to the memory.

Chapter Six

Dynamic Node Level Reconfigurability and Multiple Forking Capability 6.1 Concept of Node Level Reconfigurability and Changes to HDCA

For the applications developed and described in Chapter 5, a static resource allocation algorithm is first executed to statically assign specific application process to specific processors within the HDCA system prior to execution of the application. However, in many cases especially in real time applications, unexpected events may occur. This may lead to a sudden increase of input values exceeding the limits assigned during static allocation. At this time it is required that additional copies of processes, on the fly, be assigned to existing or newly configured processors within the HDCA. This is the concept of node level reconfigurability.

In order to implement this concept in the HDCA system another stand by CE is introduced to the architecture. It triggers when both CE0 and CE1 get overloaded. The maximum queue depth of the processors is set to '8' (unsigned). However the threshold value is selected as '5' (unsigned). The value of the threshold is chosen less than the maximum that is '8' to avoid any loss of tokens that may occur in transition of issuing the token to a stand by CE rather than the overloaded one and also to provide sufficient tolerance to the system. The threshold for each of the CE0 and CE1 is set by feeding in two Load Threshold tokens as shown in Figure 6.1, for a list of all tokens refer [7]. The value of the threshold for both CEs is set to '5' (unsigned) by inputting tokens x"83E80005" for CE0 and x"82E80005" for CE1.

Load Threshold Token

1	Physical Location	11101	XXXXXXXXX	Time_S	Threshold			
31	30 24	23 19	18 10	9 6	5 0			

Figure 6.1, Load Threshold Token Fed Into HDCA Setting the Value of Threshold Flag

A design decision to trigger the stand by CE is made on the basis that when both the CEs reach their threshold value of '5' (unsigned). At this point the token instead of being issued to either of the CE0 or CE1 is being given to the stand by CE. The controller of the PRT Mapper is modified, a check is put if the threshold value of both the CEs is reached and if true the new token is issued to the stand by CE.

The application used to describe and verify the concept of the node level reconfigurability is that explained in 5.1.5. In order to make the system compute intense 8 command tokens are being fed into the system instead of one as in 5.1.5. The waveforms are captured; whenever the threshold for the CE0 and CE1 is reached the stand by CE is triggered is observed.

The command tokens fed in the system are:

x"0101FF03"	x"0121FF09"	x"0141FF0F"	x"0161FF15"
x"0181FF1C	x"01A1FF21"	x"01C1FF28"	x"01E1FF2E"

The command tokens input into the system and the two load threshold tokens are shown in Figure 6.2. The tokens can be seen on "op_token_bus". The "prog_flag" is set to '5'unsigned for CE0 at 6200 ns in the waveform.

Figure 6.3 shows that process 1 is being executed for the first four command tokens. The instructions can be seen at "db_pe_icm0_fin0" for CE0 and at "db_pe_icm1_fin1" for CE1. Also "prog_flag" for both the processors CE0 and CE1 is set to '5' from the load threshold token. The signals "avlsig0", "avlsig1" and "avlsig5" show the queue depth values of CE0, CE1 and stand by CE respectively. The values of the "avlsig0" and "avlsig1" vary from 0 to 2 as can be seen. The value does not increase beyond that since the process P1 is not complete for all the command tokens and hence have not yet forked to two processes each. As explained in 5.1.5 each process P1 forks to two processes in effect generating two command tokens issued to the PRT Mapper.

Figure 6.4 shows that forking has been done for some of the command tokens as can be seen from the instructions at "db_pe_icm0_fin0" and at "db_pe_icm1_fin1". Most of the tokens are being issued to CE1 and its queue depth increases as can be seen from the Figure 6.4. It reaches the threshold value of '5' and hence the threshold flag, "th_flag" for CE1 is set to '1'around 39.5 us. However, in this case since CE0 is not yet reached its threshold the stand by CE is not triggered



Figure 6.2, Input of two Load Threshold and Eight Command Tokens in the System



Figure 6.3, Process P1 for First Four Command Tokens



Figure 6.4, Forking of Tokens and Queue Depth of CE1 Reaching Threshold Value

The tokens generated after forking of P1 for all the eight command tokens are more or less distributed and assigned equally to the two CEs, CE0 and CE1. Hence at time 68 us as can be seen in Figure 6.5, both the threshold flags are set to '1', now the stand by CE gets triggered. It can be observed that the following token which is x" 0645FF0F" for process five of the third command token is being issued to stand by CE instead of being issued to CE0 or CE1. In that case the tokens would have been x"0345FF0F" and x"0245FF0F" for CE0 and CE1 respectively. It can also be shown that "avlsig5" goes from "00" to "01" and returns to "00" once the process starts executing on the stand by CE. The token issued to the stand by CE can be observed on "token_bus_prt_pe".

During the course of execution of the application this situation arises many times and stand by CE is triggered to take off the extra load of the CEs. Another such situation is shown in Figure 6.6. The threshold for both the CEs sets to '1' at around 80.5 us and the next following token is being issued to the stand by CE. The token x"0685FF1C" is seen on "token_bus_prt_pe".

Thus it can be concluded from the waveforms that the design modifications to the HDCA in order to incorporate the node level reconfigurability works correctly.



Figure 6.5, Threshold Flag Set for CE0 and CE1, Stand by CE Triggered



Figure 6.6, Threshold Flag Set 2nd Time for CE0 and CE1, Stand by CE Triggered

6.2 Multiple Forking Capability of the HDCA System:

The applications described thus far as in chapter 5 had a major limitation in terms of parallelism; processes being executed simultaneously. The number of processes that a single process could fork to is limited to two. One of the ways this problem could be overcome is described here.

It can be seen from the Figure 6.6 that a process that forks into three processes is initially divided into two main processes one of which is the dummy process that just helps to fork the processes further into two processes. In the dummy process the processor goes into a "no-op" state causing a delay and forking into two processes. This can be seen as a "cascading effect", with this method a process can be made to fork to 'n' number of processes.

In order to incorporate this concept into the HDCA system, an additional state 'OP13' is added to the controller of the PE. This state as stated earlier is a 'no-op' state that basically forks into two processes. The code for the additional state is included in the Appendix B.



Figure 6.6, Multiple Forking Concept Used in the HDCA System



6.3 Application Describing Multiple Forking in HDCA System:

Figure 6.7, Application Describing Multiple Forking in HDCA

Each process shown in the Figure 6.7 is explained in more detail as follows:

- P1 Input 6 numbers into the system.
- P2 Sum the first two numbers inputted.
- P3 Dummy Process that forks into processes P4 and P5.
- P4 Sum of the middle two numbers that is 3rd and 4th numbers inputted.
- P5 Sum of last two numbers inputted.
- P8 Subtract the result of P5 from result of P4.
- P7 Multiply the result of process P2 with '4' (unsigned).
- P8 Add the result of process P7 and P8 and display.

A series of tokens are inputted into the system and finally a command token x"01010003" is fed in, as shown in Figure 6.8

Figure 6.9 shows the instruction for the first process P1 "9C03 3003". Six numbers are inputted into the system all unsigned '2's in this case. The end of process P1 results in three processes, P2, P4 and P5 to achieve this forking as discussed earlier P1 forks to P2 and P3. P3 is a dummy process which facilitates further forking into P4 and

P5 as shown in Figure 6.7. The Figure 6.10 shows the execution of process P2, it is addition of unsigned '2' at locations x"03" and x"04". The result unsigned '4' is stored at location x"0A". The Figure also shows the token for process P3 x"02030003".

Figure 6.11 shows the execution of process P3 which is a "no-op" with instruction "9C03 3000" and also execution and result of process P7. Process P7 is a multiplication process the result of process P2 which is unsigned '4' is multiplied by unsigned '4'. The result unsigned '16' is stored at x"0A". It can be viewed at "mem_out_3" and at location "mem_ad_out_3".

The execution of dummy process P3 results in two processes P4 and P5. The Figure 6.12 shows the instructions for process P4 x"9C03 3018" and x"9C03 3020" for process P5. The result for both the processes can be observed unsigned '4' ("mem_out_1") at locations x"14" for process P4 and unsigned '4' (mem_out_1") at x"1E" for process P5.

Figure 6.13 shows the instruction x"9C03 9803 3028" for the join operation of process P8 as shown in Figure 6.7. It is a subtraction operation, the result of process P4 is subtracted from result of P5. Hence the value of the subtraction operation is unsigned '0' (unsigned '4' at x"14"subtracted from unsigned '4' at x"1E"). The result is '0' (unsigned) is stored at location x" 28". The Figure also shows the token for the join process P6 being issued to the PRT Mapper by the CE, x"81060003".

The instruction for final process P6 x"9C03 9803 3030" is shown in Figure 6.14. The process consists of addition operation; the result of P7 is added to the result of P8. The result unsigned '16' (unsigned '16' at location x"0A" added to unsigned '0'at x"28") is stored at location x"3C" as can be seen at "mem_out_1".

	/ppar/rst	0																					
	/ppar/clk	0	וחחחו	տորե	บบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบ	ากกกก	hnnnn	nnnn	hnnn	hnnnn	ากกกกไ	ากกกก่	տորի	пппп	nnnni	ותחתו	ากกกก	1000	hnnnn	ากกกก	տոռոհ	տորե	nnnhr
Ð-T	/ppar/inpt_data0	0002	0002																				
Ð-T	/ppar/inpt_data1	0002	0002																				
	/ppar/idv1	0																					
	/ppar/op_req	1						1															
	/ppar/op_token_bus	01010003	∞	2000	m	$\overline{\mathbf{m}}$			2000000	10													
	/ppar/mem_out_0	0000 🔍 🔨	0000					ļ	Þ.														
	/ppar/mem_out_1	0000	0000					l	<u>\</u>														
	/ppar/mem_out_2	0000	0000																				
	/ppar/mem_out_3	0000	0000	-				į															
	/ppar/mem_ad_out_0	00	00					l															
	/ppar/mem_ad_out_1	00	00					į															
	/ppar/mem_ad_out_2	00	00																				
	/ppar/mem_ad_out_3	00	00					l		\mathbf{X}													
	/ppar/db_pe_icm0_fin0	ZZZZ					· · · · · · · · · · · · · · · · · · ·																
	/ppar/db_pe_icm1_fin1	ZZZZ					· · ·	<u>.</u>															
	/ppar/db_pe_icm1_fin2	ZZZZ							-														
	/ppar/db_pe_icm1_fin3	ZZZZ							····														
	/ppar/token_bus_prt_pe	0000000		\mathbf{D}	\mathbf{n}	\mathbf{m}			<u>} </u>									DD					
	/ppar/ce_sig0_fin0	1						i		· · · ·													
	/ppar/ce_sig1_fin1	1						Î															
	/ppar/tbgrnt_sig0_fin0	0								lomn	nand	toke	n inp	ut ir	to th	e							
	/ppar/tbgrnt_sig1_fin1	0								voton			1			-							
	/ppar/tbreq_sig0_fin0	0							3	yster	.1												
	/ppar/tbreq_sig1_fin1	0																					
	/ppar/l_in_fin0	0000000		2002	\mathbf{m}	\mathbf{D}	000		FFFFFF	FF								(I)(FFFF	FFFF				
	/ppar/l_in_fin1	0000000		2000	IIII	\mathbf{D}	0000		(FFFFFF	FF								(T)(FFFF	FFFF				
	/ppar/l_in_fin2	0000000		2022	\mathbf{n}	\mathbf{D}	0000		(FFFFFF	FF								(I)(FFFF	FFFF				
	/ppar/db_req3_dbug	0																					
	/ppar/db_grant3_dbug	0																					
	/ppar/db_req0_dbug	0																					
	/ppar/db_grant0_dbug	0																					
	/ppar/db_req1_dbug	0																					
	/ppar/db_grant1_dbug	0																					
			i l i i	1 1 1 1	20	1 1 1		1.1	1 1 1 1	30	1 1 1 1	1111	1111	1 1 1 1	 	1 1 1 1	1 1 1 1			50	1111	1 1 1 1	1111
					20	00		2560	Dins		00				40	00					00		

Figure 6.8, Command Token Input into the System

🗾 /ppar/rst	0																						
📕 /ppar/clk	1		תותתתו	յուր	ուսին	տոր	JUUL										תתתו	תתתו	իորու				תתתת
	0002	0002																					
⊞— /ppar/inpt_data1	0002	0002																					
📕 /ppar/idv1	1																						
🗾 /ppar/op_reg	0																						
⊞— /ppar/op_token_bus	0000000	00000000																					
	0000	0000																					
· ⊕– /ppar/mem_out_1	0002	0000					(0000			<u>)(0000</u>			<u>()(0000</u>			()(0000			()0000			()(0000)	
	0000	0000											1		?								
	0000	0000																					
œ—_ /ppar/mem_ad_out_0	00	00																					
œ—_ /ppar/mem_ad_out_1	06	00)()1	<u>)(03</u>		04)05	(04	06) 07)(05	08)(09	106	(OA)08)(07	, oc)(OD)(08	(OE	(00
	00	00														/			· ·				
œ—_ /ppar/mem_ad_out_3	00	00												/									
œ— /ppar/db_pe_icm0_fin0	ZZZZ									<u>\</u>	`			/		/							
œ— /ppar/db_pe_icm1_fin1	ZZZZ		CO3)(3	3003	}						<u>.</u>	<u>\</u>		/	/								
── /ppar/db_pe_icm1_fin2	ZZZZ		├									<u> </u>											
œ—, /ppar/db_pe_icm1_fin3	ZZZZ										<u>``</u>	$\overline{\cdot}$			<u>/</u>	ŀ.							
	Z7777777																						
🗾 /ppar/ce_sig0_fin0	1											·		///									
/ppar/ce_sig1_fin1	0													Ľ									
🗾 /ppar/tbgrnt_sig0_fin0	0																						
🗾 /ppar/tbgrnt_sig1_fin1	0			Inc	truct	ion	for	D1				Inr	ut o	foiv	valı	100							
🗾 /ppar/tbreq_sig0_fin0	0			ms	uuuu	1011	101	1 1				m	Jui O		van	103							
🗾 /ppar/tbreq_sig1_fin1	0																						
·⊞— /ppar/l_in_fin0	FFFFFFF	FFFFFFFF																					
·⊞— /ppar/l_in_fin1	FFFFFFF	FFFFFFF																					
· ⊞— /ppar/l_in_fin2	FFFFFFF	FFFFFFFF																					
🗾 /ppar/db_req3_dbug	0																						
🗾 /ppar/db_grant3_dbug	0																						
🗾 /ppar/db_req0_dbug	0																						
🦵 /ppar/db_grant0_dbug	0																						
🗾 /ppar/db_req1_dbug	0																						
🦵 /ppar/db_grant1_dbug	1																						
		90		111			1.00			111		110] I I I I] II 8		111		120	 0				120	
			00				100	/ 66	104027	/571 ps		110	5 010				120	2.010				100	/ 010
										1.1													

Figure 6.9, Instruction for Process P1

	/ppar/rst	0											
	/ppar/clk	0	ההההההה	ההההההההההה	กกกกกกกกกก	ההההההה	плллл	תהתהתהתהחת	זתתתתחתחתחר	הההההההההה	ากกกกกกกกกก	תחתתתחתחת	ากกกกกกกกก
⊡ –Г	/ppar/inpt_data0	0002	0002										
⊡ –∏	/ppar/inpt_data1	0002	0002										
	/ppar/idv1	1											
	/ppar/op_req	0											
	/ppar/op_token_bus	0000000	00000000										
⊡ –∏	/ppar/mem_out_0	0000	0000										
⊡ –∏	/ppar/mem_out_1	0000	0000) (0000						(0002			0000 (0004	
œ−_	/ppar/mem_out_2	0000	0000										
œ−_	/ppar/mem_out_3	0000	0000									/	
⊡ –∏	/ppar/mem_ad_out_0	00	00								/	/	
⊡ –∏	/ppar/mem_ad_out_1	00	(08)(0E	00				<u>) (01</u> 0F)(0	<u>3)(10)(11</u>	(04)(12) <u>)13)04)</u> 14	, (OA)(15	<u>)(00</u>
	/ppar/mem_ad_out_2	00	00									×	
	/ppar/mem_ad_out_3	00	00								/	·	
⊡ –,	/ppar/db_pe_icm0_fin0	ZZZZ	<u> </u>										
	/ppar/db_pe_icm1_fin1	ZZZZ	<u> </u>				(9003						[
⊡ –∏	/ppar/db_pe_icm1_fin2	7777	<u> </u>										
œ−,	/ppar/db_pe_icm1_fin3	7777	<u> </u>					<u>\</u>		/			
⊡ –,	/ppar/token_bus_prt_pe	02030003			DC			<u>\</u>					D
	/ppar/ce_sig0_fin0	1						\					
	/ppar/ce_sig1_fin1	1	L							AND CO.			
	/ppar/tbgrnt_sig0_fin0	0	L					Instructi	on for P?	with result	s '04'		
	/ppar/tbgrnt_sig1_fin1	0						-4	,	with result	5 01		
	/ppar/tbreq_sig0_fin0	0						at x 0A					
	/ppar/tbreq_sig1_fin1	0											
œ−_	/ppar/l_in_fin0	02030003	FFFFFFF	<u>) () () () () () () () () () (</u>	FFFFF XX		FFFFF	FF					X
œ−_	/ppar/l_in_fin1	02030003	FFFFFFF	<u> </u>	<u>FFFFF)))</u>		FFFFF	FF					
œ−_	/ppar/l_in_fin2	02030003	FFFFFFF	<u> </u>	FFFFF XX		FFFFF	FF					
	/ppar/db_req3_dbug	0											
	/ppar/db_grant3_dbug	0											
	/ppar/db_req0_dbug	0											
	/ppar/db_grant0_dbug	0											
	/ppar/db_req1_dbug	0											
	/ppar/db_grant1_dbug	0	\vdash \square										
			130)us	140	liiiii Jus		150	lus	160	liiiiiiiii)us	170	us
						143101	877 ps						
			-										

Figure 6.10, Instruction for P2 with Result and Command Token for P3
	/ppar/rst	0																				
- 🔳 -	/ppar/clk	1		ստորո	ուփոռ	փոռո	התתו	תתתו	huuu	unn		ותתתו		MM		תתתו	תתתו	תתתו		nnn		,hni
	/ppar/inpt_data0	0002	0002						ļį													
	/ppar/inpt_data1	0002	0002						ĺ													
- 1	/ppar/idv1	1							ĺ													
1	/ppar/op_req	0																				
	/ppar/op_token_bus	0000000	00000000						ļį													
	/ppar/mem_out_0	0000	0000						j													
	/ppar/mem_out_1	0004	0004						l i										(0002			
	/ppar/mem_out_2	0000	0000						i i													
	/ppar/mem_out_3	0000	0000						ĺ)(0	004)(0010								
	/ppar/mem_ad_out_0	00	00						ĺ					-								
	/ppar/mem_ad_out_1	00	QA (15)(00		(01)(00		i)(01)(18	II 1	9 105)(1	A)	(<u>1B)(</u> 0	<i>1</i> 6
	/ppar/mem_ad_out_2	00	00						i													
	/ppar/mem_ad_out_3	00	00						i)(03)(OA											
	/ppar/db_pe_icm0_fin0	ZZZZ																				
	/ppar/db_pe_icm1_fin1	ZZZZ			(9C03	(3000	\vdash						<u> </u>	(9C03	(3018	\vdash						
	/ppar/db_pe_icm1_fin2	7777											<u> </u>									
	/ppar/db_pe_icm1_fin3	8E03), FF()4			\Box	1							-
	/ppar/token_bus_prt_pe	77777777						m—	00-			03 —	<u> </u>			b						
	/ppar/ce_sig0_fin0	1									Ň			<u>\</u>								
	/ppar/ce_sig1_fin1	1												<u>\</u>								
	/ppar/tbgrnt_sig0_fin0	0												N.								
	/ppar/tbgrnt_sig1_fin1	0						Г				\sim		Ń								
	/ppar/tbreq_sig0_fin0	0																				
	/ppar/tbreq_sig1_fin1	0						Γ					N.									
	/ppar/l_in_fin0	FFFFFFF	FFFFFFF) (FFFFFF	FF			<u>()()(FFFF</u>	FFFF		()()()()()()()()()()()()()()()()()()()	FFFF I ((FFFFFFF	F		FFF					
	/ppar/l_in_fin1	FFFFFFF	FFFFFFF) (FFFFF	FF		$\overline{\mathbf{n}}$	()(FFFF	FFFF		()()(FFFF	FFFF)))	(FFFFFFF	F)_);FFFFFF	FFF					
	/ppar/l_in_fin2	FFFFFFF	FFFFFFF) (FFFFF	FF		$\overline{\mathbf{n}}$	() (FFFF	FFFF		()()(FFFF	FFFF))	(FFFFFFF	F	CFFFFF	FFF					
	/ppar/db_req3_dbug	0																				
	/ppar/db_grant3_dbug	0																				
	/ppar/db_req0_dbug	0			Inst	ructio	n for	P3	Dum	my I	Proce	ee				•						
	/ppar/db_grant0_dbug	0			Inst		11 101	15,	Duin	111y 1	1000	.55	Ins	tructi	ion f	or P7	Mu	ltinli	catic	n		
	/ppar/db_req1_dbug	0												natio				10"	, .,	····		
	/ppar/db_grant1_dbug	0											ope	ratio	п, п	esun	x 00	10	at x	JA		Г
			170	iiii lus			180	l i i i Dus		111		190	us I				200	lııı)us		1 1	1117	1 1
				-					184031	194 ps												

Figure 6.11, Process P3 and Process P7 Execution and Results

📕 /ppar/rst	0													1
/ppar/clk	1	הההההההההה		זחחחחחחחחחחח	ההההההההה	ותתתתתתתחת	nnnnnnnnnn	וחההחחחחחחח	ההההההההההה	ההההההההההההה		hononononon	пппппппппп	וחחח
· ⊕ /ppar/inpt_data0	0002	0002												
	0002	0002												i E
📕 /ppar/idv1	1													1
/ppar/op_reg	0													
─── /ppar/op_token_bus	0000000	00000000												it_
	0000	0000												i
	0004	0004		(0002			<u>)))0000)00</u>	04			(0002		Υ.	
	0000	0000												i 🗖
	0010	0004 (0010					/							i
⊕ /ppar/mem_ad_out_0	00	00					/							1
	1E	00)	01 I 18 II 1	9 (05 (1A	(1B)(06	(1C))(1D)(1	4 <u>(1E)</u> 14	(1F)(00	(01)20))21)	07 <u>(</u> 22)(2	23 (08)(24))25)1E	26)
	00	00					/						/	
	0A	0A					/					/		
──── /ppar/db_pe_icm0_fin0	ZZZZ	<u> </u>		····		/	-							
─── /ppar/db_pe_icm1_fin1	ZZZZ		3018)	····.		/			- [9C03)(3020]				
──── /ppar/db_pe_icm1_fin2	ZZZZ			·	••••••							/		
──── /ppar/db_pe_icm1_fin3	ZZZZ	FF04			·····							/		╢──
	Z <i>TTTTT</i> Z		- <u>D</u>		····.	<u> </u>			0		/			╢──
🗾 /ppar/ce_sig0_fin0	1					1					/			1
🗾 /ppar/ce_sig1_fin1	0					/								
🗾 /ppar/tbgrnt_sig0_fin0	0				/		····							<u>I</u>
🗾 /ppar/tbgrnt_sig1_fin1	0				/		· · · · · ·				/			<u>I</u>
🗾 /ppar/tbreq_sig0_fin0	0				/		· · · ·	•		,	<u>/</u>			
🗾 /ppar/tbreq_sig1_fin1	0				/			· · · · · · · · · · · · · · · · · · ·		/				
	FFFFFFF	<u>))))</u> FFFFFFF	E XXFFFFFFFFF		/				<u>))</u> [FFFFFFFF					1
·⊞— /ppar/l_in_fin1	FFFFFFF))))FFFFFFF	F))FFFFFFFFF		/				<u>))</u> FFFFFFFF					
	FFFFFFF	<u>))))</u> FFFFFFF	F.))FFFFFFFFF		/				<u>))</u> [FFFFFFFF	1/				
🗾 /ppar/db_req3_dbug	0		1		/				Instr	iction fo	r P5 A	ddition		<u>I</u>
🗾 /ppar/db_grant3_dbug	0		1	/							14 (0.4	24	•••	
🗾 /ppar/db_req0_dbug	0			/					Oper	ation re	suit 04	at x TE	2	
🗾 /ppar/db_grant0_dbug	0	Instr	uction for	or P4 ,A	ddition									
🗾 /ppar/db_req1_dbug	0	One	ration re	sult 64	, at x"1∠	"				[╨
🗾 /ppar/db_grant1_dbug	1			Suit				1						11L
		111111111	200	lus	210) us	22	liiiiii Ous	230	liiiiiii)us	24(liiiiiii Dus	2	50 us
							ta ta						2496281	61 ps

Figure 6.12, Instruction for Process P4 and P5 with Results

	/ppar/rst	0																				
	/ppar/clk	1	Innhana	hnnn	hnn	hnnn	uuu	nnn	uuu	uuut	uuu	uuul	huund	uuu	IIIIII		hnnn	hnnn	uuut	uuut	uuu	Inni
Ð-T	/ppar/inpt_data0	0002	0002																			i — I
⊕ –	/ppar/inpt_data1	0002	0002																			
	/ppar/idv1	1																				F
	/ppar/op_reg	0																				
⊡ −	/ppar/op_token_bus	0000000	00000000																			
⊞ –	/ppar/mem_out_0	0000	0000																			
H -	/ppar/mem_out_1	0000	0004)(0	000					F
	/ppar/mem_out_2	0000	0000																			F
E-	/ppar/mem_out_3	0010	0010																			F
E-I	/ppar/mem_ad_out_0	00	00																			F
⊕ –	/ppar/mem_ad_out_1	00	00) <u>(</u> 01		<u>)</u> (02	(28	112	9)(14	12	Δ)	()(2B)	1E)2C .) <u>)</u> 2D)28)(2E	28)(2F	100		F
⊕ –	/ppar/mem_ad_out_2	00	00													-						
⊕ –	/ppar/mem_ad_out_3	0A	0A																			í
⊡ −□	/ppar/db_pe_icm0_fin0	ZZZZ																				\vdash
H -	/ppar/db_pe_icm1_fin1	ZZZZ) ye	803	(3028	\supset															\vdash
	/ppar/db_pe_icm1_fin2	ZZZZ																				\vdash
	/ppar/db_pe_icm1_fin3	ZZZZ																				\vdash
H -	/ppar/token_bus_prt_pe	81060003																				b—
	/ppar/ce_sig0_fin0	1																				
	/ppar/ce_sig1_fin1	1																				
	/ppar/tbgrnt_sig0_fin0	0																				
	/ppar/tbgrnt_sig1_fin1	1																				h
	/ppar/tbreq_sig0_fin0	0																				
	/ppar/tbreq_sig1_fin1	1																				'nЦ
⊡ –∏	/ppar/l_in_fin0	FFFFFFF	FFFFFFF																			I
Ð-T	/ppar/l_in_fin1	0000000	FFFFFFF																			
Ð-L	/ppar/l_in_fin2	FFFFFFF	FFFFFFF																			
	/ppar/db_req3_dbug	0																				
	/ppar/db_grant3_dbug	0			Join	Instr	ictio	n for	P8.,§	Subtra	actio	n										
	/ppar/db_req0_dbug	0			Oner	ation	-roei	1t ' O	0, at	•" ? Γ	,,,											
	/ppar/db_grant0_dbug	0			Oper	ation	105	in o	0 ai	Λ ΔΙ	'											
	/ppar/db_req1_dbug	0															<u> </u>					
	/ppar/db_grant1_dbug	0																				
			270 us				280	lus		1 1		290	lııı)us	1.1.1			300	lııı)us		1111	111	1.1
								-					-					-			3080337	/27 ps

Figure 6.13, Join Instructions for Process P8 with Result

	/ppar/ist /ppar/inpt_data0 /ppar/inpt_data1 /ppar/idv1 /ppar/op_req /ppar/op_token_bus /ppar/op_token_bus /ppar/mem_out_0 /ppar/mem_out_1	0 1 0002 0002 1 0 00000000 0000 0000 0010								Ynn1n			100000						
	/ppar/mem_out_2	0000	0000																Ŧ
⊡ -□	/ppar/mem_out_3	0010	0010																Ē
⊞ –	/ppar/mem_ad_out_0	00	00																Ţ
	/ppar/mem_ad_out_1	3C	00	<u>(</u> 01) (02	(30	I (31)(0,	A	(32) (33	(28	χ34))3	5 <u>(</u> 3C	(36)(3C	_þ
	/ppar/mem_ad_out_2	00	00																二
	/ppar/mem_ad_out_3	0A	QA																ゴ
	/ppar/db_pe_icm0_fin0	7777																	+
⊞ −_	/ppar/db_pe_icm1_fin1		9003		9803	(3030													+
	/ppar/db_pe_icm1_fin2																		+
	/ppar/db_pe_icm1_fin3																		十
œ−	/ppar/token_bus_prt_pe	1																	#
	/ppar/ce_sigU_tinU											ľ							
	/ppar/ce_sig1_tin1	0																	+
	/ppar/(bgrnt_sigU_rinu/	0																	+
	/ppar/lbgini_sigi_rini /ppar/lbreg_sigi_fini	0																	+
	/ppar/tbreg_sig0_into*	0																	+
	/ppar/biog_sigr_inn*	FFFFFFF	FFFFFFF																=
	/ppar/Lin_fin1	FFFFFFF	FFFFFFF																=
	/ppar/L in fin2	FFFFFFF	FFFFFFF		***************														╪
	/ppar/db_reg3_dbug	0		I.a.	. In at	matic	for		dition										-†
	/ppar/db_grant3_dbug	0		Joir	1 Instr	uction	FIOR P	<i>о</i> ,Аа	union	1									Ť
	/ppar/db_req0_dbug	0		Ope	eratio	n resu	lt x"1	0" at	x"3C'	,									Ť
	/ppar/db_grant0_dbug	0																	Ť
	/ppar/db_req1_dbug	0																	
	/ppar/db_grant1_dbug	1																	ΤĹ
			320	i i i i Jus	1 1 1 1		1 1 1 1	330	2111				340	า า า า ในร			1 1 1 1	350	1 1
														2.000				3508953	317 ps

Figure 6.14, Final Process P6 Join Operation and Result

Chapter Seven

FPGA Resources Utilized in HDCA Virtual Prototype Development and Testing Environment

The VHDL coded interconnect network and the entire HDCA system with crossbar switch integrated in it [Appendix A1 and A2] are synthesized and virtually post placed and routed using Xilinx 6.2.3i CAD Tool and Modelsim 5.7g as a simulation tool. The term 'virtual prototype' signifies that the system is validated using the Modelsim Simulator and shows correct results for the 'Simulate Post-Place and Route VHDL Model'. This is the final step before actually downloading the system design onto a prototype board.

The design is tested using Xilinx XC2V8000 from the Virtex II family of chips.It has 8 million gates configuration. The entire design development, testing and validation is done on a system with following parameters: Intel Pentium 4, 3.00 Ghz with 1 GB of RAM. The operating system used is Microsoft Windows XP, service pack 2.

Among the various applications developed with the crossbar switch embedded in the HDCA system, two are tested for the post place and route simulation.

The resource utilization and timing summary for aplication 1: Acyclic Application shown in Figure 5.12 is given below:

Device utilization summary:

Number of External IOBs 717 out of 824 87% Number of LOCed External IOBs 0 out of 717 0% Number of MULT18X18s 1 out of 168 1% 9 out of 168 Number of RAMB16s 5% Number of SLICEs 12429 out of 46592 26% Number of BUFGMUXs 1 out of 16 6% Number of TBUFs 908 out of 23296 3% Total equivalent gate count for design: 874,228

Timing Summary: Speed Grade: -5

Minimum period: 21.516ns (Maximum Frequency: 46.477MHz) Minimum input arrival time before clock: 9.415ns Maximum output required time after clock: 14.407ns Maximum combinational path delay: 8.562ns The resource utilization for application 2: Application having Multiple Forking Capability as shown in Figure 6.7 is given below:

Device utilization summary:

Number of External IOBs	727 out of 824 88%
Number of LOCed Externa	al IOBs 0 out of 727 0%
Number of MULT18X18s	1 out of 168 1%
Number of RAMB16s	9 out of 168 5%
Number of SLICEs	13912 out of 46592 29%
Number of BUFGMUXs	1 out of 16 6%
Number of TBUFs	908 out of 23296 3%
Total equivalent gate count	for design: 895,077

Timing Summary: Speed Grade: -5

> Minimum period: 21.516ns (Maximum Frequency: 46.477MHz) Minimum input arrival time before clock: 12.957ns Maximum output required time after clock: 14.407ns Maximum combinational path delay: 8.562ns

Chapter Eight

Conclusion

A modular and scalable architecture and design for a crossbar interconnect network of a HDCA single chip multiprocessor system is presented. The design capture, synthesis, simulation is done in VHDL using XILINX ISE 6.2.3i and ModelSim 5.7g CAD soft wares. The design is individually validated and integrated in the main HDCA system and validated again against two varied applications. The inclusion of crossbar switch in the HDCA architecture involved major modifications in the HDCA system and some minor changes in the design of the switch. The results show perfect functioning of the crossbar network. Dynamic Node Level reconfigurability feature added to enhance the HDCA capability is also tested against the acyclic application and shows proper functioning. The architecture is limited in terms of a process forking to maximum of two processes; this shortcoming is overcome and is tested by an application and exhibits perfect functioning of the system.

Building up a complete full proof architecture with all the capabilities is an on going process. With the work done in this thesis certain goals are achieved as listed above and described in detail in the earlier chapters; however there is still lot of work to be done before architecture could be used for more serious applications. One of the biggest challenges lies in the development of an Operating system. Some of the important functions that the operating system [3] should do are to perform all initialization operations and monitor the entire system in general and also detect failures, bottlenecks and quickly reconfigure the system to overcome the problem. With the integration of interconnect switch in the system the operating system should keep track of which processors are requesting access to which memory blocks on timely basis so that the condition of data incoherency does not arise.

Appendices

Appendix A1:Post Place and Route VHDL Code For Functional Model of

the Interconnect Network

Module Name:main.vhd

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;

-- Uncomment the following lines to use the declarations that are

-- provided for instantiating Xilinx primitive components.

--library UNISIM;

--use UNISIM.VComponents.all;

entity main is

generic (N : integer := 3; -- Number of inputs and outputs
 P : integer := 15; -- qdepth value it is actually four times the value of qdepth for each q depth
 K : integer := 15; -- address bus combined (summation) of all the processors
 Q : integer := 15); -- data bus width input and output

port (clk: in std_logic ;
 rst: in std_logic ;
 ctrl: in std_logic_vector(N downto 0) ;
 qdep: in std_logic_vector(P downto 0) ;
 addr_bus: in std_logic_vector(K downto 0) ;
 data_in : in std_logic_vector(Q downto 0) ;
 rw: in std_logic_vector(N downto 0) ;
 flag: inout std_logic_vector(N downto 0) ;
 data_out: out std_logic_vector(Q downto 0) ;

end main;

architecture test_main of main is

type qd is array (N downto 0) of std_logic_vector(N downto 0); type data_array is array (N downto 0) of std_logic_vector(N downto 0); type addr_array is array (N downto 0) of std_logic_vector(N downto 0); type mb is array (N downto 0) of std_logic_vector(1 downto 0); type mem_array is array (K downto 0) of std_logic_vector(N downto 0);

-- This function does the priority logic for all the memory blocks

-- This can work for any number of processors and memory blocks

-- by changing 'i' and 'j' values

```
function flg (qdep, addr_bus, ctrl:std_logic_vector ) return std_logic_vector is
```

```
variable qdvar: std_logic_vector (N downto 0) ;
variable flag: std_logic_vector(N downto 0) ;
variable qdv : std_logic_vector(N downto 0) ;
variable gnt : std_logic ;
variable a: integer range 0 to N;
variable b: integer ;
variable memaddr : mb ;
variable qd arr : qd ;
```

begin

```
qd_arr(0) := qdep(3 downto 0);
qd_arr(1) := qdep(7 downto 4);
qd_arr(2) := qdep(11 downto 8);
qd_arr(3) := qdep(15 downto 12);
memaddr(0) := addr_bus(3 downto 2);
memaddr(1) := addr_bus(7 downto 6);
memaddr(2) := addr_bus(11 downto 10);
memaddr(3) := addr_bus(15 downto 14);
```

```
L1: for i in 0 to N loop
```

```
L2: for j in 0 to N loop

if (ctrl(j) = '0') then

flag(j) := '0';

qdv(j) := '0';

elsif (memaddr(j) = i) then

qdv(j) := '1';

else

qdv(j) := '0';

end if;

end loop L2;
```

```
qd_var_loop : for i in 0 to N loop
qdvar(N) := '0';
end loop qd_var_loop;
```

gnt := '0' ;

L3: for k in 0 to N loop

if qdv(k) = '1' then if qdvar <= qd_arr(k) then

```
qdvar := qd arr(k);
       a := k;
       gnt := '1';
     else
       flag(k) := '0';
     end if;
   end if;
end loop L3;
if (gnt = '1') then
flag(a) := '1';
end if;
end loop L1;
return (flag);
end flg;
signal memory: mem_array ;
begin
P1 : process(ctrl, clk, qdep, addr_bus, rst, data_in) is
begin
if (rst = '1') then
flag loop : for i in 0 to N loop
flag(N) <= '0';
end loop flag loop;
data out loop : for i in 0 to Q loop
data out(Q) \le 0';
end loop data out loop;
else
flag <= flg(qdep, addr_bus, ctrl);</pre>
-- Memory transaction
-- The conditional statements make sure that the connection is established
-- before memory transaction
-- This routine is to be repeated for each addition of processor
if (clk 'event and clk = '0') then
if (flag(0) = '1') then
if (rw(0) = '1') then
memory(conv_integer(addr_bus(3 downto 0))) <= data_in(3 downto 0);</pre>
data out(3 \text{ downto } 0) \le (others \implies 'Z');
--data out(3 downto 0) <= memory(conv integer(addr bus(3 downto 0)));
```

```
else
```

```
data out(3 downto 0) <= memory(conv integer(addr bus(3 downto 0)));
end if:
end if;
if (flag(1) = '1') then
if (rw(1) = '1') then
memory(conv integer(addr bus(7 downto 4))) \leq data in(7 downto 4);
data out(7 downto 4) \leq (others = 'Z');
else
data_out(7 downto 4) <= memory(conv_integer(addr_bus(7 downto 4)));</pre>
end if;
end if ;
if (flag(2) = '1') then
if (rw(2) = '1') then
memory(conv integer(addr bus(11 downto 8))) <= data in(11 downto 8);
data out(11 \text{ downto } 8) \le (others \implies 'Z');
else
data_out(11 downto 8) <= memory(conv_integer(addr_bus(11 downto 8)));</pre>
end if;
end if;
if (flag(3) = '1') then
if (rw(3) = '1') then
memory(conv integer(addr bus(15 downto 12))) <= data in(15 downto 12);
data_out(15 downto 12) <= (others => 'Z');
else
data_out(15 downto 12) <= memory(conv_integer(addr_bus(15 downto 12)))
;
end if;
end if;
end if:
end if:
end process P1;
end test_main ;
```

Appendix A2:Post Place and Route VHDL Code For Acyclic Applications

Module Name:entirenew.vhd

library IEEE; use IEEE.STD LOGIC_1164.ALL; use IEEE.STD LOGIC ARITH.ALL: use IEEE.STD LOGIC UNSIGNED.ALL; -- Uncomment the following lines to use the declarations that are -- provided for instantiating Xilinx primitive components. --library UNISIM; --use UNISIM.VComponents.all; entity entiresystry2 is Port (rst,clk:in std logic; inpt data0, inpt data1: in std logic vector(15 downto 0); idv0,idv1:in std logic; op req:in std logic; Op Token bus: in STD LOGIC VECTOR (31 downto 0); Mem out 0, Mem out 1, Mem out 2, Mem out 3: out std logic vector (15 downto 0); Addr en: in std logic; mem ad out 0,mem ad out 1,mem ad out 2,mem ad out 3:out std logic vector(6 downto 0); R3 out dbug fin0,R3 out dbug fin1 : out std logic vector(15 downto 0); shft out dbug fin0,shft out dbug fin1 : out std logic vector(15 downto 0); dbug st pe fin0,dbug st pe fin1 : out std logic vector(3 downto 0); dbus sig0 fin0,dbus sig1 fin1,dbus sig2 fin2 : out std logic vector (15 downto 0); dataout_lut_fin0,dataout_lut_fin1,dataout_lut_fin2,dataout_lut_fin3:out std_logic_vector(15 downto 0); db_pe_icm0_fin0,db_pe_icm1_fin1,db_pe_icm1_fin2,db_pe_icm1_fin3 : out std_logic_vector(15 downto 0); R0_out_dbug_fin0,R0_out_dbug_fin1 : out std_logic_vector(15 downto 0); token bus prt pe : out std logic vector (31 downto 0); Wr out dbug0 fin0, Wr out dbug1 fin1 : out std logic vector(1 downto 0); ce sig0 fin0,ce sig1 fin1: out std logic; tbgrnt sig0 fin0,tbgrnt sig1 fin1 : out std logic; tbreq sig0 fin0,tbreq sig1 fin1 : out std logic; i rdy icm0 fin0,i rdy icm1 fin1 : out std logic ; snd i icm0 fin0,snd i icm1 fin1 : out std logic; 1 in fin0,1 in fin1,1 in fin2 : out std logic vector(31 downto 0); contrl 0, control 1 : out std logic vector(3 downto 0); x dbug fin0,x dbug fin1,x dbug fin3 : out std logic vector(6 downto 0); dloutfin0,dloutfin1:out std_logic_vector(15 downto 0); count_dbug0,count_dbug1,count_dbug3:out std_logic_vector(6 downto 0); db req3 dbug,db grant3 dbug : out std logic; db req0 dbug,db grant0 dbug : out std logic; db req1 dbug,db grant1 dbug : out std logic; RLTable0,RLTable1,RLTable2,RLTable3: out std logic vector(1 downto 0); dwr0,dwr1,dwr2,dwr3: out std logic; tabin0,tabin1,tabin2,tabin3: out std logic; temp3 ce0,temp3 ce1 :out std logic vector(2 downto 0); temp2 ce0,temp2 ce1 :out std logic vector(1 downto 0); temp1 ce0,temp1 ce1 :out std logic vector(1 downto 0); temp4 ce0,temp4 ce1 :out std logic vector(4 downto 0); temp5 ce0,temp5 ce1 :out std logic vector(3 downto 0); count ce1 : out std logic vector (7 downto 0)

end entiresystry2;

architecture Behavioral of entiresystry2 is --Begin components used in this module

--PE3/CE0 component

component PE is port (Data Bus : inout std logic vector(15 downto 0); R W : out std logic; Cntl bus : in std logic vector(15 downto 0); RST, ODR, IDV : in std logic; clk, Bus grant : in std logic; CInstr rdy : in std logic; inpt : in std logic vector(15 downto 0); Bus req, Snd Instr, Fin : out std logic; Addr : out std logic vector(7 downto 0); Rq inpt, Rq outpt : out std logic; STOPLOOP : out std logic; -- added for dbugging R3 out dbug : out std logic vector(15 downto 0); shft out dbug : out std logic vector(15 downto 0); dbug st pe : out std logic vector(3 downto 0); tmp4 dbug : out std logic vector(15 downto 0); m5outdbg: out std logic vector(15 downto 0); R0 out dbug : out std logic vector(15 downto 0); tmp3 dbug: out std logic vector(2 downto 0); tmp2 dbug: out std logic vector(1 downto 0); tmp1 dbug: out std logic vector(1 downto 0); tmp44 dbug: out std logic vector(4 downto 0) tmp5 dbug: out std logic vector(3 downto 0); count_out_pe : out std_logic_vector (7 downto 0)); end component; --Interface controller component listing component CONTChip is generic (Chip addr : integer := 3; Inst0 : integer := 156; Inst1 : integer := 48; Inst2 : integer := 152); port (Data_bus: inout STD_LOGIC_VECTOR (15 downto 0); Chip EN: in STD LOGIC; Snd i, stoplp: in std logic; Rst: in STD LOGIC; Clk: in STD LOGIC; tbus grnt: in STD LOGIC; token_bus: inout STD_LOGIC_VECTOR (31 downto 0); tbus req: out STD LOGIC; I rdy: out std logic; Avail: out STD_LOGIC_VECTOR (4 downto 0); x dbug : out std logic vector(6 downto 0); count dbug : out std logic vector(6 downto 0); Wr out dbug : out std logic vector (1 downto 0);

R L Table dbug: out STD LOGIC VECTOR (1 downto 0); Ld Rd dbug: out STD LOGIC; ccntl in dbug :out std logic vector(24 downto 0); dataout lut : out std logic vector(15 downto 0); outbuf0 dbug: out std logic vector(15 downto 0); outbuf1 dbug : out std logic vector(15 downto 0); line out dbug: out std logic vector(31 downto 0); 1 in : out std logic vector(31 downto 0); buf dbug : out std logic vector(24 downto 0); cntl out fin : out std logic vector(3 downto 0); dlout_contchip:out std_logic_vector(15 downto 0); dwr cont: out std logic; tab in contchip: out std logic); end component; -- Component Listing for Process Req token mapper component Token mapr is port (token bus: inout STD LOGIC VECTOR (31 downto 0); bus req: inout STD LOGIC; clk : in std logic; rst : in std logic; bus grnt: in STD LOGIC; Avail3: in STD LOGIC VECTOR (4 downto 0); Avail4: in STD LOGIC VECTOR (4 downto 0); Avail2: in STD LOGIC VECTOR (4 downto 0); Avail5: in STD LOGIC VECTOR (4 downto 0); obstemp6 prtdbug,t6 prtdbug: out std logic vector(22 downto 0)); end component; -- Divider PE component Divpe is port (Cntrlr bus : in std logic vector(15 downto 0); Snd I: out std logic: clk : in std logic; rst : in std logic; Instr rdy : in std logic; Fin : out std logic; Data bus : inout std logic vector(15 downto 0); Bus req : out std logic; Bus gnt : in std logic; Addr : out std logic vector(6 downto 0); R W : buffer std logic; loc bus dbug : out std logic vector(7 downto 0); Iaddr bus dbug : out std logic vector(7 downto 0); Iaddr dbug : out std logic vector(7 downto 0); R2 out dbug : out std logic vector(7 downto 0); Imem bus dbug : out std logic vector(15 downto 0)

); end component;

component multpe is

Port (mcntl_bus : in std_logic_vector(15 downto 0); Snd I : out std logic;

clk : in std logic; rst : in std logic; Instr rdy : in std logic; Fin : out std logic; mdata bus : inout std logic vector(15 downto 0); bus req : out std logic; bus gnt : in std logic; multaddr : out std logic_vector(7 downto 0);--Output address to shared dmem r w : inout std logic; cbusout dbug : out std logic vector(7 downto 0); Iaddr bus dbug : out std logic vector(7 downto 0); R2out dbug : out std logic vector(7 downto 0); Imem bus dbug : out std logic vector(15 downto 0); mux3out dbg:out std logic vector(7 downto 0); ms3dbg:out std logic vector(1 downto 0); ms1dbg : out std logic; ms2dbg : out std logic; component multpe is Port (mentl bus : in std logic vector(15 downto 0); Snd I: out std logic; clk : in std logic; rst : in std logic; Instr rdy : in std logic; Fin : out std logic; mdata bus : inout std logic vector(15 downto 0); bus req : out std logic; bus gnt : in std logic; multaddr : out std logic vector(7 downto 0);--Output address to shared dmem r w : inout std logic; cbusout dbug : out std logic vector(7 downto 0); Iaddr bus dbug : out std logic vector(7 downto 0); R2out_dbug : out std_logic_vector(7 downto 0); Imem bus dbug : out std logic vector(15 downto 0); mux3out dbg:out std logic vector(7 downto 0); ms3dbg:out std logic vector(1 downto 0); ms1dbg : out std logic: ms2dbg : out std logic; adderout dbug : out std logic vector(7 downto 0); ms4dbg : out std logic: lmd dbg,lmr dbg : out std logic; ndout : out std logic; multout fin : out std_logic_vector(15 downto 0); tomultr dbg:out std logic vector(7 downto 0); tomultd dbg:out std logic vector(7 downto 0));

end component;

component gate_ic_a is
Port (clk: in std_logic ;
 rst: in std_logic ;
 ctrl: in std_logic_vector(3 downto 0) ;
 qdep: in std_logic_vector(19 downto 0) ;
 addr_bus: in std_logic_vector(27 downto 0) ;
 data_in0,data_in1,data_in2,data_in3 : in std_logic_vector(15 downto 0) ;
 rw: in std_logic_vector(3 downto 0) ;

```
flag: inout std_logic_vector(3 downto 0);
    data_out0,data_out1,data_out2,data_out3: out std_logic_vector(15 downto 0)
    );
```

end component;

--Begin signals used in the system signal dbus sig0, dbus sig1, dbus sig2, dbus sig3: std logic vector(15 downto 0); signal rw sig0,rw sig1,rw sig2,rw sig3: std logic; signal db pe icm0,db pe icm1,db pe icm2,db pe icm3: std logic vector(15 downto 0); signal db grant0,db grant1,db grant2,db grant3:std logic; signal i rdy icm0,i rdy icm1,i rdy icm2,i rdy icm3: std logic; signal db req0,db req1,db req2,db req3: std logic; signal snd i icm0, snd i icm1, snd i icm2, snd i icm3: std logic; signal ce sig0,ce sig1,ce sig2,ce sig3:std logic; signal addr 0,addr 1,addr 2,addr 3:std logic vector(7 downto 0); signal stop_lp_sig0,stop_lp_sig1: std_logic; signal tbgrnt sig0,tbgrnt sig1,tbgrnt sig2,tbgrnt sig3:std logic; signal tbreq sig0,tbreq sig1,tbreq sig2,tbreq sig3 : std logic; signal avlsig0,avlsig1,avlsig2,avlsig3 : std_logic_vector(4 downto 0); signal op token bus sig : std logic vector(31 downto 0); signal bus req prt, bus grnt prt : std logic; signal mem ad : std logic vector (7 downto 0); signal mem di 0,mem di 1,mem di 2,mem di 3 : std logic vector(15 downto 0); signal mem do 0,mem do 1,mem do 2,mem do 3 : std logic vector(15 downto 0); signal m r w : std logic; signal optmp req : std logic; signal op gnt:std logic; -- This was earlier set to buffer resulting in elaboration error in post-translate simulation signal odr0,odr1: std logic; signal Rq OPT0 : std logic; signal Rq OPT1 : std logic; signal rq ipt0,rq ipt1 : std logic;

begin --Port Mapping for components PE3 CE0: pe port map(Data Bus=>dbus sig0, R W = rw sig0. Cntl bus=>db_pe_icm0, RST=>rst. ODR=>odr0. IDV=>idv0, clk=>clk, Bus grant=>db grant0, CInstr rdy=>I rdy icm0, inpt =>inpt data0, Bus req=>db req0, Snd Instr=>snd i icm0, Fin=>ce sig0. Addr =>addr 0, Rq inpt=>Rq IPT0, Rq outpt=>Rq OPT0, STOPLOOP =>Stop_lp_sig0, -- added for dbugging R3 out dbug=>R3 out dbug fin0,

```
shft out dbug=>shft out dbug fin0,
            dbug st pe => dbug st pe fin0,
            R0 out dbug => R0 out dbug fin0,
                   tmp3 dbug = temp3 ce0,
                   tmp2 dbug => temp2 ce0,
                   tmp1 dbug => temp1 ce0,
                   tmp44 dbug \Rightarrow temp4 ce0,
                   tmp5 dbug => temp5 ce0,
                   count out pe => open
                  );
PE2 CE1: pe port map( Data Bus=>dbus sig1,
            R W => rw sig1,
            Cntl bus=>db pe icm1,
            RST=>rst,
            ODR = > odr1,
            IDV => idv1.
            clk=>clk,
                   Bus grant=>db grant1,
                   CInstr rdy=>I rdy icm1,
                   inpt =>inpt data1,
                   Bus req=>db req1,
                   Snd Instr=>snd i icm1,
                   Fin=>ce sig1,
                   Addr =>addr 1,
                   Rq inpt=>Rq IPT1,
                   Rq_outpt=>Rq_OPT1,
                   STOPLOOP => Stop lp sig1,
      -- added for dbugging
            R3 out dbug=>R3 out dbug fin1,
            shft out dbug=>shft out dbug fin1,
            dbug_st_pe => dbug_st_pe_fin1,
            R0 out dbug => R0 out dbug fin1,
                tmp3 dbug = temp3 ce1,
                   tmp2 dbug => temp2 ce1,
                   tmp1 dbug => temp1 ce1.
                   tmp44 dbug = temp4 ce1,
                   tmp5 dbug => temp5 ce1,
                   count out pe => count ce1
    );
Icmodule0: contchip port map( Data bus => db pe icm0,
                           Chip EN \Rightarrow ce sig0,
                           Snd i => snd i icm0,
                           stoplp => stop_lp_sig0,
                           Rst => rst,
                    Clk => clk,
                        tbus grnt => tbgrnt sig0,
                           token bus =>op token bus sig,
                    tbus req =>tbreq sig0,
                        I rdy =>I rdy icm0,
                           Avail => avlsig0,
                    x dbug =>x dbug fin0,
                        count dbug => count dbug0,
                    Wr out dbug =>Wr out dbug0 fin0,
                    R L Table dbug =>RLTable0,
                    Ld Rd dbug => open,
```

dataout lut =>dataout lut fin0, outbuf0 dbug => open, outbuf1 dbug =>open, line out dbug =>open, 1 in =>1 in fin0,buf dbug => openccntl in dbug => open, cntl out fin = control 0, dlout contchip=>dloutfin0, dwr cont=>dwr0, tab in contchip => tabin0); Icmodule1: contchip Generic map (chip addr =>2, Inst0=> 156, Inst1 => 48, Inst2 => 152) port map(Data bus => db pe icm1, Chip $EN \Rightarrow ce sig1$, $Snd_i => snd_i icm1$, stoplp => stop lp sig1,Rst => rst,Clk => clk, tbus grnt => tbgrnt sig1, token bus =>op token bus sig, tbus req =>tbreq sig1, I rdy =>I rdy icm1, Avail = avlsig1, x_dbug =>x_dbug_fin1, count dbug => count dbug1, Wr out dbug =>Wr out dbug1 fin1, $R_L_Table_dbug => RLTable1$, Ld Rd dbug => open, dataout lut =>dataout lut fin1, outbuf0 dbug =>open, outbuf1 dbug =>open, line out dbug =>open, 1 in =>1 in fin1, buf dbug => open, ccntl in dbug => open, cntl out fin = control 1, dlout contchip=>dloutfin1, dwr cont=>dwr1, tab in contchip => tabin1); -- port mapping for interface controller module for div chip Icmodule2: contchip Generic map (chip addr => 4, Inst0 => 142, Inst1=> 255, Inst2 => 142) port map(Data bus => db pe icm2, Chip $EN \Rightarrow ce sig2$, Snd $i \Rightarrow$ snd i icm2, stoplp => '0',

Rst => rst,

```
Clk => clk,
          tbus grnt =>tbgrnt sig2,
          token bus =>op token bus sig,
          tbus req =>tbreq sig2,
          I rdy =>I rdy icm2,
          Avail =>avlsig2,
          x dbug =>open,
          count dbug =>open,
          Wr out dbug =>open,
          R L Table dbug =>RLTable2,
          Ld Rd dbug =>open,
          dataout lut =>dataout lut fin2,
          outbuf0 dbug => open,
          outbuf1 dbug => open,
             line out dbug =>open,
             1 in =>1 in fin2,
             buf dbug \Rightarrow open,
             ccntl in dbug => open,
                 dwr cont=>dwr2,
                 tab in contchip => tabin2
          );
Icmodule3: contchip Generic map (chip addr => 5,
                                    Inst0 => 142,
                            Inst1=> 255,
                                    Inst2 => 142)
   port map( Data_bus => db_pe_icm3,
          Chip EN => ce sig3,
          Snd i \Rightarrow snd i icm3,
          stoplp => '0',
          Rst => rst,
          Clk => clk,
          tbus_grnt =>tbgrnt_sig3,
          token bus =>op token bus sig,
          tbus req =>tbreq sig3,
          I rdy =>I rdy icm3,
          \overline{A}vail =>avlsig3,
          x dbug =>x dbug fin3,
          count dbug => count dbug3,
          Wr out dbug =>open,
          R L Table dbug =>RLTable3,
          Ld Rd dbug =>open,
          dataout lut =>dataout lut fin3,
          outbuf0_dbug =>open,
          outbuf1 dbug => open,
                 line out dbug =>open,
                 1 in =>open,
                 buf dbug \Rightarrow open,
                 ccntl in dbug => open,
                 dwr cont=>dwr3,
                 tab in contchip => tabin3
  );
```

prtmapper: token_mapr port map(token_bus =>Op_token_bus_sig,

bus_req=>bus_req_prt, clk =>clk, rst =>rst,

```
bus grnt =>bus grnt prt,
          Avail3 =>avlsig0,
          Avail4 \Rightarrow avlsig2,
          Avail2 => avlsig1,
                   Avail5 \Rightarrow avlsig3,
               temp6 prtdbug=>open,
                   t6 prtdbug=>open
        );
DIV1 : divpe port map(Cntrlr bus=>db pe icm2,
    Snd_I=> snd_i_icm2,
    clk = clk,
    rst => rst
    Instr rdy => I rdy icm2,
    Fin => ce sig2,
    Data bus => dbus sig2,
    Bus req => db req2,
    Bus gnt \Rightarrow db grant2,
    Addr => addr \overline{2}(6 \text{ downto } 0),
    R_W \Rightarrow rw_sig2,
    loc bus dbug \Rightarrow open,
    Iaddr bus dbug \Rightarrow open,
    Iaddr dbug \Rightarrow open,
    R2 out dbug \Rightarrow open,
    Imem bus dbug => open
```

```
);
```

multpemap: multpe port map

```
mcntl_bus => db_pe_icm3,
(
        Snd I \Rightarrow snd i icm3,
        clk => clk,
        rst => rst.
        Instr rdy =>i_rdy_icm3,
        Fin => ce sig3,
        mdata bus =>dbus sig3,
        bus req =>db req3,
        bus gnt =>db grant3,
        multaddr = addr 3,
            r w =>rw sig3,
            cbusout_dbug => open,
            Iaddr bus_dbug => open,
            R2out dbug \Rightarrow open,
            Imem_bus_dbug =>open,
            mux3out dbg=> open,
            ms3dbg=> open,
            ms1dbg => open,
            ms2dbg \Rightarrow open,
            adderout dbug => open,
            ms4dbg \Rightarrow open,
            lmd dbg=> open,
            lmr dbg => open,
            ndout => open,
            multout fin => open,
```

```
tomultr dbg=> open,
                     tomultd dbg=> open
                     );
IC gate: gate ic a Port map ( clk => clk,
                                    rst => rst,
                                \operatorname{ctrl}(0) \Longrightarrow \operatorname{db} \operatorname{req}(0)
                                    \operatorname{ctrl}(1) \Longrightarrow \operatorname{db} \operatorname{req}(1)
                                    \operatorname{ctrl}(2) \Longrightarrow \operatorname{db} \operatorname{req} 2,
                                    \operatorname{ctrl}(3) \Longrightarrow \operatorname{db} \operatorname{req} 3,
                                    qdep(4 downto 0) => avlsig0,
                                    qdep(9 downto 5) => avlsig1,
                                    qdep(14 downto 10) \Rightarrow avlsig2,
                                    qdep(19 downto 15)=> avlsig3,
                                    addr bus(6 downto 0) = addr 0(6 downto 0),
                                    addr bus(13 downto 7) = addr 1(6 downto 0),
                          addr bus(20 downto 14) => addr 2(6 downto 0),
                                    addr bus(27 downto 21) \Rightarrow addr 3(6 downto 0),
                                    data_in0 \implies mem_di_0,
                                    data in 1 \implies mem di 1,
                                    data in2 => mem di 2,
                                    data in 3 \implies mem di 3,
                                    rw(0) \Rightarrow rw sig0,
                                    rw(1) \Rightarrow rw sig1,
                                    rw(2) \Rightarrow rw sig2,
                                    rw(3) \Rightarrow rw sig3,
                                    flag(0) \Rightarrow db grant0,
                                    flag(1) \Rightarrow db grant1,
                                    flag(2) \Rightarrow db grant2,
                                    flag(3) \Rightarrow db_grant3,
                                    data_out0 => mem_do_0,
                                    data out1 => mem do 1,
                                    data out2 => mem do 2,
                                    data out3 => mem do 3
                                 ):
-- signals taken out for dbugging
dbus sig0 fin0 \leq dbus sig0;
dbus sig1 fin1 \leq dbus sig1;
dbus sig2 fin2 \leq dbus sig2;
db pe icm0 fin0 \leq db pe icm0;
db_pe_icm1_fin1 <= db_pe_icm1;
db_pe_icm1_fin2 <= db_pe_icm2;
db pe icm1 fin3 \leq db pe icm3;
token bus prt pe <= Op token bus sig;
ce sig1 fin1 <= ce sig1;
ce sig0 fin0 \le ce sig0;
tbgrnt sig0 fin0 <= tbgrnt sig0;
tbgrnt sig1 fin1 <=
                                tbgrnt sig1;
tbreq sig0 fin0 \leq tbreq sig0;
tbreq sig1 fin1 \leq tbreq sig1;
i rdy icm0 fin0<= i rdy icm0;
i_rdy_icm1_fin1<= i_rdy_icm1;
snd i icm0 fin0 \leq snd i icm0;
snd i icm1 fin1 \leq snd i icm1;
db req3 dbug\leq db req3;
```

```
151
```

db_grant3_dbug <= db_grant3; db_req1_dbug<= db_req1; db_grant1_dbug <= db_grant1; db_req0_dbug<= db_req0; db_grant0_dbug <= db_grant0;</pre>

```
-- changes made with the addition of IC switch
-- Address ports taken out --
mem_ad_out_0<=addr_0(6 downto 0);
mem_ad_out_1<=addr_1(6 downto 0);
mem_ad_out_2<=addr_2(6 downto 0);
mem_ad_out_3<=addr_3(6 downto 0);</p>
-- Memory contents to be viewed --
Mem_out_0 <= mem_do_0;
Mem_out_1 <= mem_do_1;
Mem_out_2 <= mem_do_2;
Mem_out_3 <= mem_do_3;</p>
-- addition of process 1 for the inputting of values into the data memory
input_2_mem : process(db_grant0,db_grant1,db_grant2,db_grant3,clk,rst)
```

begin

if(rst ='1') then mem_di_0 <= x"0000"; mem_di_1 <= x"0000"; mem_di_2 <= x"0000"; mem_di_3 <= x"0000";

else

```
if(clk'event and clk='0') then
         if(db_grant0 = '1') then
                          mem di 0 \le dbus sig0;
                 else mem di 0 \le (others =>'0');
                 end if:
                 if (db grant1 = '1') then
                  mem di 1 \le dbus sig1;
                 else mem di 1 \le (others =>'0');
                 end if;
                 if(db_grant2 = '1') then
                   mem di 2 \le dbus sig2;
                 else mem di 2 \ll (others =>'0');
                 end if:
                 if (db grant3 = '1') then
                  mem di 3 \le dbus sig3;
                 else mem di 3 \le (others =>'0');
                 end if;
        end if;
end if;
```

```
end process input_2_mem;
```

```
-- process 2 for outputting the values from data memory
output from mem : process(db grant0,db grant1,db grant2,db grant3,rw sig0,rw sig1,rw sig2,
                rw sig3,clk,rst)
begin
if(rst='1') then
 dbus sig0 \leq x''0000'';
 dbus sig1 \le x''0000'';
 dbus sig2 \leq x''0000'';
 dbus sig3 \leq x''0000'';
 else
         if(clk'event and clk='0') then
           if (db grant 0 = 1' and rw sig 0 = 0') then
                           dbus_sig0 <= mem_do_0;
                  else dbus sig\overline{0} \le (\text{others} = >'Z');
                  end if;
                  if (db grant1 = 1' and rw sig1 = 0') then
                    dbus sig1 \leq mem do 1;
                  else dbus sig1 <=(others =>'Z');
                  end if:
                  if (db grant 2 = 1' and rw sig 2 = 0') then
                    dbus_sig2 <= mem_do_2;
                  else dbus sig2 \le (others =>'Z');
                  end if;
                  if (db grant3 ='1' and rw sig3 ='0') then
                    dbus sig3 \leq mem do 3;
                  else dbus sig3 \le (others =>'Z');
                  end if:
         end if;
 end if:
end process output_from_mem;
-- end of process 2
-- Token bus logic
optmp req \leq Op req;
Tknbuslg : process (tbreq_sig0,tbgrnt_sig0,bus_req_prt,bus_grnt_prt,tbreq_sig1,
   tbgrnt sig1,tbreq sig2,tbgrnt sig2,tbgrnt sig3,tbreq sig3,Optmp req,Op gnt, rst)
begin
 if rst = '1' then
 tbgrnt sig0 \leq 0';
 bus grnt prt \leq 0';
```

tbgrnt sig1 $\leq 0'$; tbgrnt sig2 $\leq 0'$; tbgrnt sig3 $\leq 0'$; Op gnt $\leq 0'$; elsif (bus req prt ='1') and (tbgrnt sig0='0') and (tbgrnt sig1='0') and (tbgrnt sig2='0')and(Op gnt='0') and (tbgrnt sig3='0') then tbgrnt sig0 $\leq 0'$; bus grnt prt $\leq 1'$; tbgrnt_sig2 <= '0'; tbgrnt sig1 <= '0'; tbgrnt sig3 $\leq 0'$; Op gnt $\leq 0'$; elsif (Optmp req ='1') and (bus grnt prt ='0') and (tbgrnt sig0='0') and (tbgrnt sig1='0') and (tbgrnt sig2='0') and (tbgrnt sig3 ='0') then tbgrnt sig0 $\leq 0'$; bus grnt prt $\leq 0'$; tbgrnt sig1 $\leq 0'$; tbgrnt sig2 $\leq 0'$; tbgrnt sig3 $\leq 0'$; Op_gnt <= '1'; elsif (tbreq sig0 = '1') and (bus grnt prt='0') and (Op gnt='0') and (tbgrnt sig2='0') and (tbgrnt sig1='0') and (tbgrnt sig3 ='0') then tbgrnt sig0 <= '1'; bus grnt prt $\leq 0'$; tbgrnt sig2 $\leq 0'$; tbgrnt sig1 $\leq 0'$; tbgrnt sig3 $\leq 0'$; Op gnt $\leq 0'$; elsif (tbreq sig2='1') and (bus grnt prt='0') and (Op gnt='0') and (tbgrnt sig0='0') and (tbgrnt sig1='0') and (tbgrnt sig3='0') then tbgrnt sig0 $\leq 0'$; bus_grnt_prt <= '0';</pre> tbgrnt sig2 $\leq 1'$; tbgrnt sig1 $\leq 0'$; tbgrnt sig3 $\leq 0'$; Op gnt $\leq 0'$: elsif (tbreq sig1='1') and (bus grnt prt='0') and (Op gnt='0') and (tbgrnt sig0='0') and (tbgrnt sig2='0') and (tbgrnt sig3='0') then tbgrnt sig0 $\leq 0'$; bus grnt prt $\leq 0'$; tbgrnt sig2<='0'; tbgrnt sig1 $\leq 1'$: tbgrnt sig3 $\leq 0'$; Op gnt $\leq 0'$; elsif (tbreq sig3='1') and (bus grnt prt='0') and (Op gnt='0') and (tbgrnt sig0='0') and (tbgrnt sig2='0') and (tbgrnt sig1='0') then tbgrnt sig0 $\leq 0'$; bus grnt prt $\leq 0'$; tbgrnt sig2<='0'; tbgrnt sig1 $\leq 0'$: tbgrnt sig3 $\leq 1'$; Op_gnt <= '0': end if: if (bus req prt = '0') then bus grnt prt \leq '0'; end if; if (Optmp req = '0') then Op gnt \leq '0';

end if; if (tbreq sig0 = '0') then tbgrnt sig0 \leq '0'; end if: if (tbreq sig2 = '0') then tbgrnt sig2 \leq '0'; end if: if (tbreq sig1 = '0') then tbgrnt sig1 \leq '0'; end if; if (tbreq_sig3 = '0') then tbgrnt_sig3 <= '0'; end if; end process;

```
arbiter logic: process(clk,rst)
begin
if rst = '1' then
         odr0<='0';
```

```
odr1<='0';
```

```
elsif (clk'event and clk='1') then
         case rq opt0 is
                  when '1' => odr0 <= '1';
                  when '0' => odr0 <= '0';
                  when others =>
         end case;
```

```
case rq opt1 is
         when '1' => odr1 <= '1';
         when '0' => odr1 \le '0';
         when others =>
end case;
```

```
end if;
end process arbiter_logic;
```

```
Op token bus sig \leq 0 token bus when Op gnt = '1' else
   (others=>'Z');
```

end Behavioral;

adderout dbug : out std logic vector(7 downto 0); ms4dbg : out std logic; lmd dbg,lmr dbg : out std logic; ndout : out std_logic; multout fin : out std logic vector(15 downto 0); tomultr dbg:out std logic vector(7 downto 0); tomultd dbg:out std logic vector(7 downto 0)

);

end component;

component gate ic a is Port (clk: in std logic ; rst: in std logic ; ctrl: in std logic vector(3 downto 0); qdep: in std logic vector(19 downto 0); addr bus: in std logic vector(27 downto 0);

data in0,data in1,data in2,data in3 : in std logic vector(15 downto 0); rw: in std logic vector(3 downto 0); flag: inout std logic vector(3 downto 0); data out0,data out1,data out2,data out3: out std logic vector(15 downto 0) f s out0,f s out1,f s out2,f s out3 : out std logic vector(3 downto 0); dco out0,dco out1,dco out2,dco out3 : out std logic vector(3 downto 0) ___); end component; --Begin signals used in the system signal dbus sig0, dbus sig1, dbus sig2, dbus sig3: std logic vector(15 downto 0); signal rw sig0,rw sig1,rw sig2,rw sig3: std logic; signal db pe icm0, db pe icm1, db pe icm2, db pe icm3: std logic vector(15 downto 0); signal db grant0,db grant1,db grant2,db grant3:std logic; signal i rdy icm0,i rdy icm1,i rdy icm2,i rdy icm3: std logic; signal db req0,db req1,db req2,db req3: std logic; signal snd i icm0,snd i icm1,snd i icm2,snd i icm3: std logic; signal ce_sig0,ce_sig1,ce_sig2,ce_sig3:std_logic; signal addr 0,addr 1,addr 2,addr 3:std logic vector(7 downto 0); signal stop lp sig0, stop lp sig1: std logic; signal tbgrnt sig0,tbgrnt sig1,tbgrnt sig2,tbgrnt sig3:std logic; signal threq sig0,threq sig1,threq sig2,threq sig3 : std logic; signal avlsig0, avlsig1, avlsig2, avlsig3 : std logic vector(4 downto 0); signal op token bus sig : std logic vector(31 downto 0); signal bus req prt, bus grnt prt : std logic; signal mem ad : std logic vector (7 downto 0); signal mem di 0,mem di 1,mem di 2,mem di 3 : std logic vector(15 downto 0); signal mem do 0,mem do 1,mem do 2,mem do 3 : std logic vector(15 downto 0); signal m r w : std logic; signal optmp req : std logic; signal op gnt:std logic; -- This was earlier set to buffer resulting in elaboration error in post-translate simulation signal odr0.odr1: std logic; signal Rg OPT0 : std logic: signal Rq_OPT1 : std logic;

- signal rq_ipt0,rq_ipt1 : std_logic;
- --signal idv0, idv1 : std_logic;

```
Fin=>ce sig0,
        Addr =>addr 0,
        Rq inpt=>Rq IPT0,
       Rq outpt=>Rq OPT0,
       STOPLOOP => Stop lp sig0,
      -- added for dbugging
        R3 out dbug=>R3 out dbug fin0,
        shft out dbug=>shft out dbug fin0,
        dbug st pe => dbug st pe fin0,
       R0 out \overline{dbug} => R0 out \overline{dbug} fin0,
                                 tmp3 dbug = temp3 ce0,
                    tmp2 dbug = temp2 ce0,
                    tmp1 dbug => temp1 ce0
                                 tmp44 dbug => temp4 ce0,
                                 tmp5 dbug => temp5_ce0
                                                                  ,
                                 count out pe => open
                   -- tmp6 dbug = temp6 ce0
    );
PE2_CE1: pe port map( Data_Bus=>dbus sig1,
         R W => rw sig1,
          Cntl bus=>db pe icm1,
        RST=>rst,
       ODR=>odr1,
       IDV => idv1,
        clk=>clk,
      Bus grant=>db grant1,
        CInstr rdy=>I rdy icm1,
        inpt = inpt data1,
        Bus req=>db req1,
       Snd Instr=>snd i icm1,
       Fin=>ce_sig1,
       Addr =>addr 1,
        Rq inpt=>Rq IPT1,
       Rq outpt=>Rq OPT1,
      STOPLOOP => Stop lp sig1,
      -- added for dbugging
        R3 out dbug=>R3 out dbug fin1,
       shft out dbug=>shft out dbug fin1,
       dbug st pe => dbug st pe fin1,
       R0 out dbug => R0 out dbug fin1,
                                 tmp3 dbug \Rightarrow temp3 ce1,
                    tmp2 dbug => temp2 ce1,
                    tmp1 dbug => temp1 ce1,
                                 tmp44 dbug => temp4 ce1,
                                 tmp5 dbug => temp5 ce1
                                 count out pe => count ce1
                   -- tmp6 dbug = temp6 ce1
    );
Icmodule0: contchip port map( Data bus => db pe icm0,
             Chip EN \Rightarrow ce sig0,
            Snd i \Rightarrow snd i icm0,
          stoplp => stop_lp_sig0,
           Rst => rst,
           Clk => clk,
           tbus grnt => tbgrnt sig0,
```

```
token bus =>op token bus sig,
            tbus req =>tbreq sig0,
            I rdy =>I rdy icm0,
            Avail =>avlsig0,
           x dbug =>x dbug fin0,
           count dbug => count dbug0,
           Wr out dbug =>Wr out dbug0 fin0,
           R L Table dbug =>RLTable0,
           Ld Rd dbug =>open,
           dataout lut =>dataout lut fin0,
           outbuf0 dbug =>open,
           outbuf1_dbug =>open,
           --line out dbug =>line out dbug fin0,
                                                     line out dbug =>open,
                            1 in =>1 in fin0,
                            --buf dbug => buf dbug fin0
                                   buf dbug => open
                            --centl in dbug = centl in fin0,
                                   ccntl in dbug \Rightarrow open,
                            cntl_out_fin => control_0,
                            dlout contchip=>dloutfin0,
                                   dwr cont=>dwr0,
                                   tab in contchip => tabin0
      );
Icmodule1: contchip Generic map (chip addr =>2,Inst0=>156,
       Inst1 => 48, Inst2 => 152)
     port map( Data bus => db pe icm1,
          Chip EN \Rightarrow ce sig1,
          Snd i \Rightarrow snd i icm1,
        stoplp \Longrightarrow stop \ lp \ sig1,
          Rst => rst,
          Clk => clk,
          tbus grnt =>tbgrnt sig1,
          token bus =>op token bus sig,
          tbus req =>tbreq sig1,
          I rdy =>I rdy icm1,
          Avail = avlsig1,
         x dbug =>x dbug fin1,
         count dbug =>count dbug1,
         Wr out dbug =>Wr out dbug1 fin1,
         R L Table dbug =>RLTable1,
         L\bar{d} R\bar{d} dbug => open,
         dataout lut =>dataout lut fin1,
         outbuf0 dbug => open,
        outbufl dbug => open,
        --line out dbug =>line out_dbug_fin1,
                                            line out dbug =>open,
                   1 \text{ in } =>1 \text{ in } \text{fin1},
                    --buf dbug = buf dbug fin1,
                          buf dbug => open,
                    --centl in dbug = centl in fin1,
                           ccntl in dbug => open,
                    cntl out fin = control 1,
                    dlout contchip=>dloutfin1,
                           dwr cont=>dwr1,
```

```
tab in contchip => tabin1
                   --Statedbg fin =>St fin0
  );
-- port mappinh for interface controller module for div chip
Icmodule2: contchip Generic map (chip addr => 4,Inst0 => 142,
       Inst1=> 255, Inst2=> 142)
   port map( Data bus => db pe icm2,
          Chip EN \Rightarrow ce sig2,
          Snd i \Rightarrow snd i icm2,
       stoplp => '0',
          Rst => rst,
          Clk => clk,
          tbus grnt => tbgrnt sig2,
          token bus =>op token bus sig,
          tbus req =>tbreq sig2,
          I rdy =>I rdy icm2,
          Avail =>avlsig2,
         x dbug =>open,
         count dbug =>open,
         Wr out dbug =>open,
         R L Table dbug =>RLTable2,
         Ld Rd dbug =>open,
         dataout lut =>dataout lut fin2,
         outbuf0 dbug => open,
        outbuf1 dbug => open,
        --line out dbug =>line out dbug fin2,
                                   line out dbug =>open,
                   1 in =>1 in fin2,
                   buf dbug \Rightarrow open,
                   ccntl in dbug => open,
                          dwr cont=>dwr2,
                          tab in contchip => tabin2
  );
Icmodule3: contchip Generic map (chip addr => 5,Inst0 => 142,
       Inst1=> 255, Inst2=> 142)
   port map( Data bus => db pe icm3,
          Chip EN => ce sig3,
          Snd i \Rightarrow snd i icm3,
       stoplp => '0',
          Rst => rst,
          Clk => clk,
          tbus grnt => tbgrnt sig3,
          token bus =>op token bus sig,
          tbus req =>tbreq sig3,
          I rdy =>I rdy icm3,
          Avail =>avlsig3,
         x dbug =>x dbug fin3,
         count dbug => count dbug3,
         Wr out dbug =>open,
         R L Table dbug =>RLTable3,
         Ld Rd dbug => open,
         dataout lut =>dataout lut fin3,
         outbuf0 dbug =>open,
        outbufl dbug => open,
```

);

```
prtmapper: token_mapr port map( token_bus =>Op_token_bus_sig,

bus_req=>bus_req_prt,

clk =>clk,

rst =>rst,

bus_grnt =>bus_grnt_prt,

Avail3 =>avlsig0,

Avail4 => avlsig2,

Avail5 => avlsig3,

--obstemp6_prtdbug=>obstemp6_prtdbug_fin,

obstemp6_prtdbug=>open,

--t6 prtdbug=>t6 prtdbug fin
```

t6 prtdbug=>open

);

-- Port map to the shared core generated Data Memory. --datamem : proc dmem port map (addr => Mem ad(4 downto 0), clk => clk, din => Mem di, -- dout \Rightarrow Mem do, we \Rightarrow M R W); -- port map to the divider and interface controller module DIV1 : divpe port map(Cntrlr_bus=>db_pe_icm2, Snd I => snd i icm2, clk => clk, rst => rst, Instr rdy => I rdy icm2, $Fin \Rightarrow ce sig2$, Data bus => dbus sig2, Bus req => db req2, Bus $gnt \Rightarrow db grant2$, Addr \Rightarrow addr 2(6 downto 0), R W = rw sig2, loc bus dbug => open, Iaddr bus dbug => open, Iaddr dbug \Rightarrow open, R2_out_dbug => open, Imem bus dbug => open);

multpemap: multpe port map

```
( mcntl_bus => db_pe_icm3,
Snd_I => snd_i_icm3,
clk =>clk,
rst =>rst,
Instr_rdy =>i_rdy_icm3,
```

```
Fin => ce sig3,
               mdata bus => dbus sig3,
               bus req =>db req3,
               bus gnt =>db grant3,
               multaddr => addr 3,
                      r w => rw sig3,
                      cbusout dbug => open,
                      Iaddr bus dbug => open,
                      --Iaddr dbug : out std logic vector(7 downto 0);
                      R2out dbug \Rightarrow open,
                      Imem bus dbug =>open,
                      mux3out dbg=> open,
                      ms3dbg \Rightarrow open,
                      ms1dbg => open,
                      ms2dbg \Rightarrow open,
                      adderout dbug => open,
                      ms4dbg \Rightarrow open,
                      lmd dbg=> open,
                      lmr_dbg => open,
                      ndout => open,
                      --multout fin = mult dbug,
                      multout fin \Rightarrow open,
                      tomultr dbg=> open,
                      tomultd dbg=> open
                      );
IC_gate: gate_ic_a
  Port map ( clk => clk,
           rst => rst,
           \operatorname{ctrl}(0) \Longrightarrow \operatorname{db}_{\operatorname{req}}(0)
                                                      \operatorname{ctrl}(1) \Longrightarrow \operatorname{db} \operatorname{req}(1)
                                                      \operatorname{ctrl}(2) \Longrightarrow \operatorname{db} \operatorname{req} 2,
                                                      ctrl(3) \Rightarrow db req3,
                                                      qdep(4 downto 0) => avlsig0,
                                             qdep(9 downto 5) => avlsig1,
                                           qdep(14 downto 10) \Rightarrow avlsig2,
                                             qdep(19 downto 15)=> avlsig3,
                     addr bus(6 downto 0) = addr 0(6 downto 0),
                                     addr bus(13 downto 7) \Rightarrow addr 1(6 downto 0),
               addr bus(20 downto 14) \Rightarrow addr 2(6 downto 0),
                                     addr bus(27 downto 21) \Rightarrow addr 3(6 downto 0),
           data in0 \implies mem di 0,
                            data in 1 \implies mem di 1,
                            data in2 => mem di 2,
                            data in 3 \implies mem di 3,
                     rw(0) \Rightarrow rw_sig0,
                                  rw(1) => rw_sig1,
                                             rw(2) \Rightarrow rw sig2,
                                             rw(3) \Rightarrow rw sig3,
                     flag(0) \Rightarrow db grant0,
                                             flag(1) \Rightarrow db_grant1,
                                             flag(2) \Rightarrow db grant2,
                                             flag(3) \Rightarrow db grant3,
                     data out0 \Rightarrow mem do 0,
```

```
data out1 => mem do 1,
                      data out2 => mem do 2,
                      data out3 => mem do 3
      );
-- signals taken out for dbugging
dbus sig0 fin0 \leq dbus sig0;
dbus sig1 fin1 \leq dbus sig1;
dbus sig2 fin2 \leq dbus sig2;
db pe icm0 fin0 \leq db pe icm0;
db pe icm1 fin1 <= db pe icm1;
db pe icm1 fin2 \leq db pe icm2;
db pe icm1 fin3 <= db pe icm3;
token bus prt pe <= Op token bus sig;
--Addr 0 fin0 \leq Addr 0;
--Addr 1 fin1<=Addr 1;
ce sig1 fin1 \leq ce sig1;
ce sig0 fin0 \le ce sig0;
tbgrnt sig0 fin0 \leq tbgrnt sig0;
tbgrnt sig1 fin1 <=
                         tbgrnt sig1;
tbreq_sig0_fin0 <= tbreq_sig0;
tbreq sig1 fin1 \leq tbreq sig1;
i rdy icm0 fin0<= i rdy icm0;
i rdy icm1 fin1<= i rdy icm1;
snd i icm0 fin0 \leq snd i icm0;
snd i icm1 fin1 <= snd i icm1;
db req3 dbug<= db req3;
db grant3 dbug <= db grant3;
db req1 dbug\leq db req1;
db grant1 dbug \leq db grant1;
db req0 dbug<= db req0;
db grant0 dbug <= db grant0;
```

```
-- changes made with the addition of IC switch
```

```
-- Address ports taken out --

mem_ad_out_0<=addr_0(6 downto 0);

mem_ad_out_1<=addr_1(6 downto 0);

mem_ad_out_2<=addr_2(6 downto 0);
```

mem_ad_out_3<=addr_3(6 downto 0);

-- Memory contents to be viewed --

Mem_out_0 <= mem_do_0; Mem_out_1 <= mem_do_1; Mem_out_2 <= mem_do_2; Mem_out_3 <= mem_do_3;

-- addition of process 1 for the inputting of values into the data memory input 2 mem : process(db grant0,db grant1,db grant2,db grant3,clk,rst)

begin

if(rst ='1') then mem_di_0 <= x"0000"; mem_di_1 <= x"0000";

```
mem di 2 \le x"0000";
          mem_di_3 <= x"0000";
        else
        if(clk'event and clk='0') then
          if(db grant0 ='1') then
                          mem di 0 \le dbus sig0;
                 else mem di \overline{0} \le (\text{others} = >'0');
                  end if:
                  if(db grant1 ='1') then
                   mem di 1 \le dbus sig1;
                  else mem di 1 \le (others =>'0');
                  end if;
                 if(db_grant2 = '1') then
                   mem di 2 \le dbus sig2;
                  else mem di 2 \le (others =>'0');
                  end if;
                  if(db grant3 ='1') then
                   mem di 3 \le dbus sig3;
                 else mem di 3 \le (others =>'0');
                  end if;
         end if;
 end if;
end process input_2_mem;
        -- end of process 1
-- end of changes made ----
-- process 2 for outputting the values from data memory
output_from_mem : process(db_grant0,db_grant1,db_grant2,db_grant3,rw_sig0,rw_sig1,rw_sig2,
                rw_sig3,clk,rst)
begin
if(rst='1') then
 dbus sig0 \leq x''0000'';
 dbus_sig1 <= x"0000";
 dbus sig2 <= x"0000";
 dbus sig3 <= x"0000";
 else
        if(clk'event and clk='0') then
          if(db_grant0 ='1' and rw_sig0 ='0') then
```

dbus_sig0 <= mem_do_0; else dbus_sig0 <=(others =>'Z');

```
end if;
                  if (db grant1 ='1' and rw sig1 ='0') then
                    dbus sig1 \leq mem do 1;
                  else dbus sig1 \leq (others = 'Z');
                  end if;
                  if (db grant 2 = 1' and rw sig 2 = 0') then
                    dbus sig2 \leq mem do 2;
                  else dbus sig2 \le (others =>'Z');
                  end if;
                  if (db grant3 ='1' and rw sig3 ='0') then
                    dbus sig3 \leq mem do 3;
                  else dbus sig3 \le (others =>'Z');
                  end if;
         end if;
 end if;
end process output from mem;
-- end of process 2
-- Token bus logic
optmp req \leq Op req;
Tknbuslg: process (tbreq sig0,tbgrnt sig0,bus req prt,bus grnt prt,tbreq sig1,
   tbgrnt sig1,tbreq sig2,tbgrnt sig2,tbgrnt sig3,tbreq sig3,Optmp req,Op gnt, rst)
begin
 if rst = '1' then
 tbgrnt sig0 \leq 0';
 bus grnt prt \leq 0';
 --Tbs4 gnt <= '0';
 tbgrnt sig1 <= '0';
 tbgrnt sig2 \leq 0';
 tbgrnt sig3 \leq 0';
 Op gnt \leq 0';
 elsif (bus req prt ='1') and (tbgrnt sig0='0') and (tbgrnt sig1='0') and
     (tbgrnt sig2='0')and(Op gnt='0') and (tbgrnt sig3='0') then
 tbgrnt sig0 \leq 0';
 bus grnt prt \leq 1';
 --Tbs4 gnt <= '0';
 tbgrnt sig2 \leq 0';
 tbgrnt sig1 \leq 0';
 tbgrnt sig3 \leq 0';
 Op gnt \leq 0';
 elsif (Optmp req ='1') and (bus grnt prt ='0') and (tbgrnt sig0='0') and
  (tbgrnt sig1='0') and (tbgrnt sig2='0') and (tbgrnt sig3 ='0') then
 tbgrnt sig0 \leq 0';
```

```
bus_grnt_prt <= '0';
```

```
--Tbs4_gnt <= '0';
```

```
tbgrnt_sig1 <= '0';
```

```
tbgrnt\_sig2 \le '0';
```

tbgrnt sig3 $\leq 0'$; Op gnt $\leq 1'$: elsif (tbreq sig0 = '1') and (bus grnt prt='0') and (Op gnt='0') and (tbgrnt sig2='0') and (tbgrnt sig1='0') and (tbgrnt sig3 ='0') then tbgrnt sig0 $\leq 1'$; bus grnt prt $\leq 0'$; --Tbs4 gnt <= '0'; tbgrnt sig2 $\leq 0'$; tbgrnt sig1 $\leq 0'$; tbgrnt sig3 <= '0'; Op gnt $\leq 0'$; elsif (tbreq sig2='1') and (bus grnt prt='0') and (Op gnt='0') and (tbgrnt sig0='0') and (tbgrnt sig1='0') and (tbgrnt sig3='0') then tbgrnt sig0 $\leq 0'$: bus grnt prt $\leq 0'$; --Tbs4 gnt <= '1'; tbgrnt sig2 $\leq 1'$; tbgrnt sig1 $\leq 0'$; tbgrnt sig3 $\leq 0'$; Op gnt $\leq 0'$; elsif (tbreq sig1='1') and (bus grnt prt='0') and (Op gnt='0') and (tbgrnt sig0='0') and (tbgrnt sig2='0') and (tbgrnt sig3='0') then tbgrnt sig0 $\leq 0'$; bus grnt prt $\leq 0'$; -- Tbs4 gnt <= '0'; tbgrnt sig2 $\leq='0'$; tbgrnt sig1 $\leq 1'$; tbgrnt sig3 $\leq 0'$; Op gnt $\leq 0'$; elsif (tbreq sig3='1') and (bus grnt prt='0') and (Op gnt='0') and (tbgrnt sig0='0') and (tbgrnt sig2='0') and (tbgrnt sig1='0') then tbgrnt sig0 $\leq 0'$; bus grnt prt $\leq 0'$; -- Tbs4 gnt <= '0'; tbgrnt sig2<='0'; tbgrnt sig1 $\leq 0'$; tbgrnt_sig3 <= '1';</pre> Op gnt $\leq 0'$; end if: if (bus req prt = '0') then bus grnt prt \leq '0'; end if: if (Optmp req = '0') then Op gnt \leq '0'; end if; if (tbreq sig0 = '0') then tbgrnt sig0 \leq '0'; end if; if (tbreq sig2 = '0') then tbgrnt sig2 \leq '0'; end if: if (tbreq_sig1 = '0') then tbgrnt sig1 <= '0'; end if; if (tbreq sig3 = '0') then tbgrnt sig3 \leq '0'; end if; end process; arbiter logic: process(clk,rst) begin if rst = '1' then

```
odr0<='0';
        odr1<='0';
elsif (clk'event and clk='1') then
        case rq opt0 is
                 when '1' => odr0 <= '1';
                 when '0' => odr0 <= '0';
                 when others =>
        end case;
        case rq opt1 is
                 when '1' => odr1 <= '1';
                 when '0' => odr1 \le '0';
                 when others =>
        end case;
end if:
end process arbiter logic;
Op_token_bus_sig <= Op_token_bus when Op_gnt = '1' else
   (others=>'Z');
end Behavioral;
Module Name: contchip.vhd
library IEEE;
use IEEE.std_logic_1164.all;
```

```
entity CONTChip is
  generic (Chip addr : integer := 3;
           Inst0 : integer := 156;
           Inst1 : integer := 48;
           Inst2 : integer := 152);
  port (
    Data bus: inout STD LOGIC VECTOR (15 downto 0);
    Chip_EN: in STD_LOGIC;
    Snd_i,stoplp: in std_logic;
    Rst: in STD LOGIC;
    Clk: in STD LOGIC;
    tbus grnt: in STD LOGIC;
    token bus: inout STD LOGIC VECTOR (31 downto 0);
    tbus req: out STD LOGIC;
    I rdy: out std logic;
    Avail: out STD_LOGIC_VECTOR (4 downto 0);
          --x dbug : out std_logic_vector(9 downto 0);
          x dbug : out std logic vector(6 downto 0);
          --count dbug : out std logic vector(9 downto 0);
          count_dbug : out std_logic_vector(6 downto 0);
          Wr_out_dbug : out std_logic_vector (1 downto 0);
          R L Table dbug: out STD LOGIC VECTOR (1 downto 0);
          Ld Rd dbug: out STD LOGIC;
          --tab 1ntry : out std logic vector (4 downto 0);
          --tab addntry : out std logic vector (7 downto 0);
          --tab exitpn ntry : out std logic vector( 3 downto 0);
          ccntl in dbug :out std logic vector(24 downto 0);
```
```
--QData_dbug : out std_logic_vector (17 downto 0);
dataout_lut : out std_logic_vector(15 downto 0);
outbuf0_dbug: out std_logic_vector(15 downto 0);
outbuf1_dbug : out std_logic_vector(15 downto 0);
line_out_dbug: out std_logic_vector(31 downto 0);
l_in : out std_logic_vector(31 downto 0);
buf_dbug : out std_logic_vector(24 downto 0);
-- Statedbg_fin :out string(1 to 10):=" "
cntl_out_fin : out std_logic_vector(3 downto 0);
dlout_contchip:out std_logic_vector(15 downto 0);
dwr_cont: out std_logic;
tab_in_contchip: out std_logic
);
end CONTChip;
```

```
architecture CONTChip_arch of CONTChip is
```

```
component queue is --FIFO Queue code
port ( clk, enw, rst_f,rst_r,enr,s:in std_logic;
    time_s: in std_logic_vector(3 downto 0);
    din: in std_logic_vector(17 downto 0);
    ram_add: in std_logic_vector(5 downto 0);
    prog_flag: in std_logic_vector(5 downto 0);
    error: inout std_logic;
    sign: out std_logic;
    ITRC: out std_logic_vector(3 downto 0);
    th_flag: out std_logic;
    count_token:inout std_logic_vector(5 downto 0);
    dout: out std_logic_vector(17 downto 0);
```

```
end component;
```

```
component LUT is
  generic (Instr0 : integer := 156;
           Instr1 : integer := 48;
           Instr2 : integer := 152);
  port (
    R L Table: in STD LOGIC VECTOR (1 downto 0);
    Ld Rd: in STD LOGIC;
    Data: inout STD LOGIC VECTOR (15 downto 0);
    rst: in STD LOGIC;
    clk : in STD LOGIC;
    Wr out : in std logic vector (1 downto 0);
    W en : out std logic;
    addr: in STD LOGIC VECTOR (4 downto 0);
    time stmp: in STD LOGIC VECTOR(2 downto 0);
    Proc Num: in STD LOGIC VECTOR (4 downto 0);
    data_loc: in STD_LOGIC_VECTOR (7 downto 0);
    join flg: buffer std logic;
    Instr out: out STD LOGIC VECTOR (15 downto 0);
         --tab 1ntry : out std logic vector (4 downto 0);
         --tab addntry : out std logic vector ( 7 downto 0);
         --tab exitpn ntry : out std logic vector( 3 downto 0)
                 tab in dbg: out std logic
  );
```

```
end component;
```

```
component Cntl Logic is
  generic (Chip addr : integer := 3;
       Inst0 : integer := 156;
            Inst1 : integer := 48;
            Inst2 : integer := 152);
  port (
    rst: in STD LOGIC;
    clk: in STD LOGIC;
    tkn bus: inout STD LOGIC VECTOR (31 downto 0);
    Cnt token: in STD LOGIC VECTOR (5 downto 0);
    thl flag: in STD LOGIC;
    ITRC: in STD LOGIC VECTOR (3 downto 0);
    sign: in STD LOGIC;
    Join flg: in STD LOGIC;
    data: inout STD LOGIC VECTOR (15 downto 0);
    En W: out STD LOGIC;
    En R: out STD LOGIC;
    rst f: out STD LOGIC;
    rst r: out STD LOGIC;
    s: out STD_LOGIC;
    bus grant : in std logic;
    bus rqst : out std logic;
    time s: out STD LOGIC VECTOR (3 downto 0);
    ram addr: out STD LOGIC VECTOR (5 downto 0);
    D_out: out STD_LOGIC_VECTOR (17 downto 0);
    Prog_flag: out STD_LOGIC_VECTOR (5 downto 0);
    wr out: buffer STD LOGIC VECTOR (1 downto 0);
    LT addr: out STD LOGIC VECTOR (4 downto 0);
    rst LT: out STD LOGIC;
    R L table: buffer STD LOGIC VECTOR (1 downto 0);
    Ld Rd: out STD LOGIC;
    Instr Rdy: out STD LOGIC;
    Snd instr: in std logic;
    finished, stoploop: in STD LOGIC;
         -- x dbug : out std logic vector(9 downto 0);
         x dbug : out std logic vector(6 downto 0);
         --count dbug : out std logic vector( 9 downto 0);
         count dbug : out std logic vector( 6 downto 0);
         outbuf0 dbug : out std logic vector(15 downto 0);
         outbuf1 dbug : out std logic vector(15 downto 0);
         line out dbug: out std logic vector(31 downto 0);
         line in dbug : out std logic vector(31 downto 0);
         buf in dbug : out std logic vector(24 downto 0);
         cntl in dbug : out std logic vector (24 downto 0);
         cntl out : out std logic vector( 3 downto 0);
          dlout:out std logic vector(15 downto 0);
                 dwr op: out std logic
                                             "
         --Statedbg:out string(1 to 10):="
  ):
end component;
```

signal Instr out : std logic vector(15 downto 0); signal WEN : std logic; signal QData : std logic vector(17 downto 0); signal rst lut, rst f, rst r : std logic;

--LUT output --chip output enable --FIFO output

signal R L Table, WR Out : std logic vector(1 downto 0); signal Read Load : std logic; signal jn flag : std logic; signal LData : std logic vector(15 downto 0); --I/O for LUT signal Addr : std logic vector(4 downto 0); --LUT address lines signal tok cnt : std logic vector(5 downto 0); --FIFO count signal Thres flag : std logic; --Threshold flag signal ITRC : std logic vector(3 downto 0); signal sign, s : std logic; signal en Wr, en Rd : std logic; --FIFO read/write signal time S : std logic vector(3 downto 0); --FIFO time setting signal Ram addr : std logic vector(5 downto 0); --FIFO address lines --FIFO input lines signal FData : std logic vector(17 downto 0); signal Prog flag : std logic vector(5 downto 0); --FIFO threshold set lines -- added for dbugging

begin

Cont1 : Cntl logic generic map (Chip addr,Inst0, Inst1, Inst2)

port

map(rst=>Rst,clk=>Clk,tkn bus=>token bus,Cnt token=>tok cnt,thl flag=>Thres flag,

ITRC=>ITRC,sign=>sign,join flg=>jn flag,data=>LData,En W=>en Wr,En R=>en Rd,rst f=>rst f,rst r=>rst r,

s=>s,bus grant=>tbus grnt,bus rqst=>tbus req,time s=>time S,ram addr=>Ram addr, D out=>FData,Prog flag=>Prog flag,wr out=>WR Out,LT addr=>Addr,rst LT=>rst lut, R L table=>R L Table,Ld Rd=>Read Load,Instr Rdy=>I rdy,Snd instr=>Snd i,

finished=>Chip EN,

stoploop=>stoplp,x dbug=>x dbug,count dbug=>count dbug,

outbuf0 dbug=>outbuf0 dbug,outbuf1 dbug=>outbuf1 dbug, line out dbug=>line out dbug,line in dbug =>

1 in, buf in dbug=>buf dbug,

cntl in dbug=>ccntl in dbug.cntl out=>cntl out fin,dlout=>dlout contchip,dwr op=> dwr cont);

LUT1 : LUT generic map(Inst0, Inst1, Inst2)

port map(R L Table=>R L Table,Ld Rd=>Read Load,Data=>LData,rst=>rst lut,clk=>clk, Wr out=>WR Out,W en=>WEN,addr=>Addr,time stmp=>QData(17 downto

15),Proc Num=>QData(14 downto 10),

data loc=>QData(7 downto 0),join flg=>jn flag,Instr out=>Instr out,tab in dbg => tab in contchip

);

FIFOQ : queue port

map(clk=>clk,enw=>en Wr,rst f=>rst f,rst r=>rst r,enr=>en Rd,s=>s,time s=>time S,

din=>FData.ram add=>Ram addr.prog flag=>Prog flag.error=>open.sign=>sign.ITRC=>ITRC, th flag=>Thres flag,count token=>tok cnt,dout=>QData);

-- added for checking the changes

Wr out $dbug \leq wr$ out; R L Table dbug \leq R L Table; Ld Rd dbug <= Read Load ; -- QData dbug<=QData; dataout $lut \le Ldata;$

Data_bus <= Instr_out when WEN = '1' else (others=>'Z'); Avail <= Tok_cnt(4 downto 0); end CONTChip arch;

Module Name: cntl_logic.vhd

-- The IEEE standard 1164 package, declares std logic, rising edge(), etc. library IEEE; use IEEE.std logic 1164.all; use IEEE.std logic arith.all; use IEEE.std_logic_unsigned.all; use std.textio.all; entity Cntl Logic is generic (Chip addr : integer := 3; Inst0 : integer := 156; Inst1 : integer := 48; Inst2 : integer := 152); port (rst: in STD LOGIC; clk: in STD LOGIC; tkn_bus: inout STD_LOGIC_VECTOR (31 downto 0); Cnt_token: in STD_LOGIC_VECTOR (5 downto 0); thl flag: in STD LOGIC; ITRC: in STD LOGIC VECTOR (3 downto 0); sign: in STD LOGIC; Join flg: in STD LOGIC; data: inout STD_LOGIC_VECTOR (15 downto 0); En W: out STD LOGIC; En R: out STD LOGIC; rst f: out STD LOGIC; rst r: out STD LOGIC; s: out STD LOGIC; bus grant : in std logic; bus_rqst : out std_logic; time s: out STD LOGIC VECTOR (3 downto 0); ram_addr: out STD_LOGIC_VECTOR (5 downto 0); D_out: out STD_LOGIC_VECTOR (17 downto 0); Prog_flag: out STD_LOGIC_VECTOR (5 downto 0); wr_out: buffer STD_LOGIC_VECTOR (1 downto 0); LT addr: out STD LOGIC VECTOR (4 downto 0); rst LT: out STD LOGIC; R L table: buffer STD LOGIC VECTOR (1 downto 0); Ld Rd: out STD LOGIC; Instr Rdy: out STD LOGIC; Snd instr: in std logic; finished, stoploop: in STD LOGIC; --x dbug : out std logic vector(9 downto 0); x_dbug : out std_logic_vector(6 downto 0); --count_dbug : out std_logic_vector(9 downto 0); count dbug : out std logic vector(6 downto 0); cntl in dbug : out std logic vector(24 downto 0); outbuf0 dbug : out std logic vector(15 downto 0); outbuf1 dbug : out std logic vector(15 downto 0); line out dbug: out std logic vector(31 downto 0); line in dbug : out std logic vector(31 downto 0);

```
buf in dbug : out std logic vector(24 downto 0);
        -- Statedbg:out string(1 to 10):="
         cntl out : out std logic vector( 3 downto 0);
         dlout:out std logic vector(15 downto 0);
                dwr op: out std logic
  );
end Cntl Logic;
architecture Cntl Logic arch of Cntl Logic is
component mapbuf
       port (
       din: IN std logic VECTOR(24 downto 0);
       clk: IN std logic;
       wr en: IN std logic;
       rd en: IN std logic;
       ainit: IN std logic;
       dout: OUT std logic VECTOR(24 downto 0);
       full: OUT std logic;
       empty: OUT std logic);
end component;
--signal stout:string(1 to 10):="State
                                   ":
signal nxt_lded : std_logic;
signal wr en, ld t : std logic;
signal line in, line out : std logic vector(31 downto 0);
constant Load Table : std Logic vector := "111111"; --tkn opcode
constant Load Thres : std logic vector := "111101"; --tkn opcode
constant Table input: std logic vector := "111110"; --tkn opcode
constant Status : std_logic_vector := "111100"; --tkn opcode
constant Switch : std logic vector := "111011"; --tkn opcode
                  : std_logic_vector := "00----"; --tkn value
constant tken
constant PRT_addr : std_logic_vector := "0000001"; --PRT addr
constant PRT stat : std logic vector := "0000000111100"; --snd status to PRT
signal lcl addr : std logic vector(6 downto 0);
type State Type is (Sysrst,Ld table,GetTkn,StopL, DeQ,Issue,Dummy,SndPRT,ChkStat,PRam);
signal State: State Type;
-- entry is data structure for loading LUT
type entry is record
  entry0, entry1: std logic vector(15 downto 0);
end record:
            *******
type entry tbl is array(6 downto 0) of entry;
signal tbl entry : entry tbl;
signal outbuf0, outbuf1 : std logic vector(15 downto 0);
signal buf in, temp3 : std logic vector(24 downto 0);
signal dline in, dline out : std logic vector(15 downto 0);
signal dwr : std logic;
signal re, we, empty, full : std_logic;
signal cntl in, last cntl in : std logic vector(24 downto 0);
--signal count, x : std logic vector(9 downto 0);
signal count, x : std logic vector(6 downto 0);
begin
```

```
dlout<=dline_out;
x dbug <= x;
```

count dbug<= count; cntl in dbug <= cntl in; lcl addr <= conv std_logic_vector(Chip_addr, 7); outbuf0 dbug<=outbuf0; outbuf1 dbug<=outbuf1; line out dbug<= line out; line in dbug <= line in; buf in $dbug \leq buf$ in; dwr op $\leq dwr$; -- define tri-state logic for token bus with (wr en) select line in \leq tkn bus when '1', (others=>'0') when others; tkn bus \leq line out when wr en = '0' else (others=>'Z'); -- define tri-state logic for data bus dline in \leq data when dwr = '1' else (others=> 'Z'); data <= dline_out when dwr = '0' else (others => 'Z');INFifo : mapbuf port map (din => buf in,clk =>clk,wr en => we,rd en => re, ainit = rst, dout = cntl in, $full \Rightarrow full, empty \Rightarrow empty);$ getdata : process (clk, full, line in, rst) begin if rst = '1' then we <= '0'; buf in \leq (others=>'0'); elsif (clk'event and clk='1') then if (line in(30 downto 24) = lcl addr and full ='0') then buf in \leq line in(31)&line in(23 downto 0); we <= '1'; else buf in \leq (others=>'0'); we <= '0'; end if; end if; end process; -- Initialize the Table with entry0 and entry1 asynchronously at reset.

```
--init_table: process(rst)
--begin
--if rst = '1' then
-- for i in 0 to 4 loop
-- tbl_entry(i).entry0(15 downto 0)<=x"0000";
-- tbl_entry(i).entry1(15 downto 0)<=x"0000";
-- end loop;
--end if;
--end process init_table;</pre>
```

CntlSt: process (clk,rst)

```
variable ind, ind2 : integer;
variable done, comp, running, stopflag, Snd done, in delay, buf delay : Boolean;
variable delay, iter, fin join, first val, in delay2 : Boolean;
variable iss delay, is2 delay : Boolean;
begin
 if rst = '1' then
            State <= Sysrst;
        elsif (clk'event and clk='1') then
          case State is
                 when Sysrst =>
                          cntl out <="0000";
                          stout<="Reset";
--
                          --count <= "000000001"; done := False; x <= "0000000001";
                          count <= "00001"; done := False; x <= "00001";
                 ---
                          count <= "0000001"; done := False; x <= "0000001";
                          Snd_done := False; comp := False; running := False;
                          bus rqst <= '0'; first val := true; in delay2 := False;
                          dwr <= '1'; iss_delay := False; in_delay := false; stopflag:=false;
                                                     --reset Queue
                          rst_f <= '1';
                          rst r \le 1'; buf delay := false;
                          rst LT <= '1';
                                                     --reset LUT
                          R L Table <= "00"; is2 delay := false;
                          Ld RD \leq 0';
                          nxt lded \leq='0';
                                                     --block PE from getting tkn
                          wr en <= '1';
                                                        --enable bus snoop
                          State <= Ld Table;
                          Instr rdy \leq 0';
                          fin join := false;
                          prog flag <= "000000";
                          LT addr <= "00000";
                          wr out <= "00";
                          en W <= '0'; en R <= '0';
                          time_s <= "0000"; s <= '0';
                          ram_addr <= "000000";
                          D out <= "00000000000000000";
                          re <= '0';
                          delay := false; iter := false;
                          temp3 \leq  (others=>'0');
                          last cntl in \leq (others = >'0');
                 when Ld Table =>
           cntl out <="0001";
                      stout<="Load Table";
```

wr en <= '1'; Ld $Rd \leq 0'$; rst $f \le 0';$ rst r <= '0';rst LT $\leq 0'$; en W <= '0'; en R <= '0'; $s \le 0';$ ram addr <= "000000"; D out <= "00000000000000000"; bus rqst $\leq 0'$; wr out <= "00"; if (done = false) then --get table tokens case count is when "0000001" => ind := 0;when "0000010" = ind := 1; when "0000100" = ind := 2; when "0001000" => ind := 3; when "0010000" = ind := 4; when "0100000" => ind := 5; when "1000000" => ind := 6; when others => null; end case; if (empty = '0' and in delay = false) then Re <='1'; --get token from queue in delay := true; Count <= count; State <= Ld table; elsif (in delay = true and in delay 2 = False) then in_delay2 := true; re <= '0'; Count <= Count; State <= Ld table; elsif(in delay2 = true) then --parse token if (cntl in(24 downto 19))=Load Table then tbl entry(ind).entry1(7 downto 0) \leq cntl in(7 downto 0); --data tbl entrv(ind).entrv0(0) \leq cntl in(8): --hold field tbl entry(ind).entry1(8) <= cntl in(9); --Join field Count <= Count; elsif (cntl in(24 downto 19))=Table Input then tbl entry(ind).entry0(15 downto 11) <= cntl in(18 downto 14); -- PN tbl entry(ind).entry0(10 downto 6) <= cntl in(13 downto 9); -- Next PN tbl entry(ind).entry0(5 downto 1) <= cntl in(8 downto 4); -- Next PN1 tbl entry(ind).entry1(12 downto 9) <=cntl in(3 downto 0); --Exit PN tbl entry(ind).entry1(15 downto 13) ≤ 000 "; -ununsed bits init to 0 $--count \le count(8 downto 0)\&count(9);$ $count \le count(5 downto 0)\&count(6);$ --if count < "100000000" then if count < "1000000" then done := false; else done := True; end if: end if; in delay := false; in delay2 :=false;

addr

Re <= '0'; end if: State <= Ld Table; elsif done = True then -- load LUT re <= '0': case x is when "0000001" => LT addr <= "00000"; ind2 := 0; when "0000010" => LT_addr <= "00001"; ind2 := 1; when "0000100" => LT_addr <= "00010"; ind2 := 2; when "0001000" => LT addr <= "00011"; ind2 := 3; when "0010000" => LT addr <= "00100"; ind2 := 4; when "0100000" \Rightarrow LT addr \leq "00101"; ind2 := 5; when "1000000" \Rightarrow LT addr \leq "00110"; ind2 := 6; when others \Rightarrow null; end case; case R L Table is when "00" => dwr <= '0';--enable write to LUT dline out <= tbl entry(ind2).entry0; R_L_Table <="01"; State <= Ld Table; when "01" => dwr <= '0';dline_out <= tbl_entry(ind2).entry1; R L Table $\leq =$ "10"; State <= Ld Table; when "10" $=> R_L_Table <= "00";$ -when "10" => R L Table <= "00"; dwr <= '0';--enable write to LUT dline_out <= tbl_entry(ind2).entry0; --if x < "100000000" then if x < "1000000" then $x \le x(8 \text{ downto } 0)\&x(9);$ $x \le x(5 \text{ downto } 0)\&x(6);$ State <= Ld table; else done := False; $-x \le x(8 \text{ downto } 0)\&x(9);$ $x \le x(5 \text{ downto } 0)\&x(6);$ dwr <= '1';State <= GetTkn; end if; when others \Rightarrow R_L_Table \leq "00"; --x<= "0000000001"; done := False; dwr <= '1'; x<= "0000001"; done := False; dwr <= '1'; State <= GetTkn; end case; end if; when GetTkn => cntl out <="0010"; stout<="Get Token "; en W <= '0'; bus rqst $\leq 0'$; wr en <= '1';

R L Table $\leq "00"$; en $R \le 0'$; LT addr <= "00000"; if join flg = '0' then wr out $\leq "00"$; else wr out <= wr out; end if: R L Table $\leq "00"$; $Ld_RD \le 0';$ s <= '0'; ram addr <= "000000"; rst f <= '0'; rst $r \leq 0'$; rst LT <= '0'; if (stoploop = '1') then stopflag := true; state <= GetTkn; -- break out the process loop elsif ((finished = '1') and (nxt lded='0') and (running=True)) then running := false; State <= Dummy; --handle finished proc elsif ((stopflag=true) and (finished = '1') and (nxt_lded='1')) then State <= StopL; elsif ((stopflag=false) and (finished = '1') and (nxt_lded='1')) then State <= SndPRT: --handle finished proc elsif (nxt lded='0' and Cnt token > "000000") then --Dequeue for processing State <= DeO: elsif(empty = '0' and in delay = false) then re <= '1'; --get token in delay := true; Count <= Count; State <= GetTkn; elsif (in delay = true and buf delay = false) then re <= '0'; buf delay := true; count <= Count: State <= GetTkn; elsif(buf delay = true) then if (cntl in(24 downto 19))= Status then last cntl in \leq cntl in; State <= ChkStat; elsif (cntl in(24 downto 19)) = Load Table then last cntl in \leq cntl in; State <= Ld Table; elsif(cntl in(24 downto 19)) = Load Thres then prog flag \leq cntl in(5 downto 0); --ld threshold value time $s \leq cntl in(9 \text{ downto } 6)$; --ld sample time last cntl in \leq cntl in; State <= GetTkn; elsif (cntl in(24 downto 19)) = Switch then temp3 \leq cntl in; last cntl in \leq cntl in; State <= PRam; --enter psuedo-RAM funct. elsif (cntl in(24) = 0) then --token rcvd if (Cnt token /= "111111") then --enque token en W <= '1';

```
D out(17 downto 10) \leq cntl in(23 downto 16);
        D out(9 downto 0) \leq cntl in(9 downto 0);
        last cntl in \leq cntl in;
        State <= GetTkn;
       end if:
      else
                                   --invalid token read
       State <= GetTkn;
      end if:
      buf delay := false;
      in delay := false;
        else
           re <= '0';
           State <= GetTkn;
                                            --repeat
        end if:
when StopL =>
     cntl out <="0011";
     stout<="Stop Loop ";</pre>
          en_R <= '0'; en_W <='0';
        s \le 0';
        ram addr <= "000000";
        rst f <= '0';
    rst r \le 0';
     rst LT <= '0';
    re <= '0';
     LT addr <= "00000";
        D out <= "00000000000000000";
        stopflag :=false;
        if Snd done = False then
          Ld_Rd <= '1';
          dwr <= '1';
                           -- enable write from LUT to controller
          if first val = true then
          case R L Table is
            when "00" => R L Table \leq "10";
                           State <= StopL;
            when "01" => R_L_Table <= "10";
                           State <= StopL;
            when "10" => R L Table \leq= "11";
                            State <= StopL;
            when "11" => R_L_Table <= "11";
                            outbuf0 <= dline_in;</pre>
                            first_val := false;
                            State <= StopL;
            when others \Rightarrow R L Table \leq "00";
           end case;
          else
           R L Table \leq 00";
           outbuf1 <= Dline in;
           Ld Rd \le 0';
           Snd done := True;
           first val := true;
           State <= StopL;
          end if;
        else
          bus_rqst <= '1';
```

```
177
```

```
Ld Rd <='0';
                             R_L_Table <= "00";
                             if bus grant = '1' then
                              wr en <= '0';
                               line out(20 \text{ downto } 0) \le ('0' \text{ soutbufl}(11 \text{ downto } 0))
8)&"00000000"&outbuf1(7 downto 0));
                              line out(30 downto 24) <= PRT addr;
                               line_out(23 downto 21) <= outbuf0(13 downto 11); --time stamp
                               line_out(31) <= '0';
                                                                --hold field
                               Snd done := false;
                               if nxt_lded = '1' then
                                State <= Issue;
                               else
                                State <= GetTkn;
                               end if;
                             else
                               State <= StopL;
                                                                         --wait for bus
                             end if;
                           end if;
                  when DeQ =>
                       cntl out <="0100";
                       stout<="De-Queue ";
---
                             en_W <= '0';
                       s \le 0';
                           ram addr <= "000000";
                           rst_f <= '0';
                       rst r \le 0';
                       rst_LT <= '0';
                       bus_rqst <= '0';
                       LT addr <= "00000";
                           temp3 \leq  (others=>'0');
                           D out <= "00000000000000000000";
                           en R <= '1';
                           LD RD <= '1';
                           nxt lded \leq 1';
                           R L Table \leq 01";
                           re <= '0';
                           if Join_flg = '1' then
                             fin_join := true;
                             wr_out <= wr_out;</pre>
                           else
                             fin join := false;
                             wr out <= "00";
                           end if:
                           if (finished = '1') then
                             State <= Issue;
                           elsif (finished = '0') then
                             State <= GetTkn;
                       end if;
                  when Issue =>
                     cntl out <="0101";
                           stout<=" Issue ";
---
```

en R <= '0'; en W <= '0'; wr en <= '1'; bus rqst $\leq 0'$; nxt lded $\leq 0'$; R L Table $\leq 00"$; $s \le 0';$ ram_addr <= "000000"; rst f <= '0'; rst r <= '0'; rst LT <= '0'; re <= '0'; bus rqst $\leq 0'$; LT_addr <= "00000"; D_out <= "00000000000000000"; if (join flg='1' and cnt token > "000000" and fin join = false) then Instr Rdy $\leq 0'$; --Issue another token State <= DeQ; elsif (join flg='1' and cnt token = "000000" and fin join = false) then State <= GetTkn; --Other join tkn not available $nxt_lded \le '0';$ Instr Rdy $\leq 0'$; elsif ((join flg = '0') or (join flg='1' and fin join = true)) then case (wr out) is when "00" \Rightarrow Wr out \leq "01"; --snd 1st instr Instr Rdy $\leq 1'$; State <= Issue; when "01" \Rightarrow if (snd instr = '0' or iss delay = False or is2 delay = false) then state <= Issue; Wr out $\leq Wr$ out; if iss delay = true then is2_delay := true; --2nd delay cycle end if; iss delay := true; --delay to allow PE to read instr. else if fin join=true then --snd 2nd/3rd instrs Wr out $\leq = "11";$ Instr Rdy $\leq 1'$; else Wr out $\leq "10";$ Instr Rdy $\leq 1'$; end if; iss delay := false; --reset delay var. is2 delay := false; State <= Issue; end if; when "10" \Rightarrow if (snd instr = '0' or iss delay = False or is2 delay = false) then Instr Rdy $\leq 0'$; Wr out <= Wr_out; if iss delay = true then is2 delay := true; end if; iss delay := true; STATE <= Issue; else

 $s \le 0';$ ram addr <= "000000"; rst f <= '0'; rst r <= '0';rst LT <= '0'; re <= '0': LT addr <= "00000"; D_out <= "00000000000000000"; if Snd done = False then Ld Rd <= '1'; dwr <= '1'; -- enable write from LUT to controller if first val = true then case R L Table is when $"00" => R_L_Table <= "10";$ State <= SndPRT; when "01" => R L Table $\leq=$ "10"; State <= SndPRT; when " $10" => R_L_Table <= "11";$ State <= SndPRt; when "11" $=> R_L_Table <= "11";$ outbuf0 <= dline in; first val := false; State <= SndPRT; when others \Rightarrow R L Table \leq "00"; end case: else R L Table $\leq 00"$; outbuf1 <= Dline in; Ld $Rd \le 0';$ Snd done := True; first val := true; State <= SndPRT; end if; else bus rqst $\leq 1'$; Ld Rd <='0'; R L Table $\leq "00"$; if bus grant = '1' then wr en $\leq 0'$; if comp = False then --line out(20 downto 0) <= (outbuf0(9 downto 5)&"00000000"&outbuf1(7 downto 0)); line out(20 downto 0) <= (outbuf0(9 downto 5)&"00000000"&cntl in(7 downto 0)); line $out(30 \text{ downto } 24) \leq PRT \text{ addr};$ line out(23 downto 21) <= outbuf0(13 downto 11); --time stamp line $out(31) \le outbuf0(10)$; --hold field if outbuf0(4 downto 0) = "00000" then --check for 2nd token comp := false;--only one tkn to snd Snd done := false; if nxt 1 ded = '1' thenState <= Issue; else State <= GetTkn; end if; else

```
State <= SndPRT;
                                  comp := True;
                                 end if:
                               else
                                 --line out(20 downto 0) <= (outbuf0(4 downto 0)&"00000000"&outbuf1(7
downto 0));
                                       line out(20 \text{ downto } 0) \leq (outbuf0(4 \text{ downto } 0))
0)&"00000000"&cntl in(7 downto 0));
                                 line out(30 downto 24) <= PRT addr;
                                 line out(23 downto 21) <= outbuf0(13 downto 11); --time stamp
                                 line_out(31) <= outbuf0(10);
                                 comp := false;
                                 Snd done := false;
                                 if nxt 1 \text{ded} = 1^{\circ} \text{then}
                                       State <= Issue;
                                 else
                                       State <= GetTkn;
                                 end if;
                               end if;
                              else
                                State <= SndPRT;
                                                                           --wait for bus
                              end if;
                            end if;
                  when ChkStat =>
                      cntl out <="1000";
                            stout<="Check Stat";
___
                        re <= '0':
                            line out(31) \le '0';
                            line out(30 downto 24) <= PRT addr;
                            line_out(23) <= '0';
                            line_out(22) <= sign;
                            line out(21 downto 18) <= ITRC;
                            line out(17) \le thl flag;
                            line out(16 \text{ downto } 11) \leq Cnt \text{ token}(5 \text{ downto } 0);
                            line out(10 \text{ downto } 0) \leq (others = >'0');
                            bus rqst \leq 1';
                            if bus grant = '1' then
                             wr en \leq 0';
                             State <= GetTkn;
                            else
                              State <= ChkStat;
                            end if;
                  when PRam =>
                      cntl out <="1001";
                                               ".
                            stout<=" PRam
--
                            if (iter = false and delay = false) then
                              S <= '1'; re <='0';
                              ram addr <= temp3(5 downto 0);
                              iter := true;
                              State <= PRam;
                            elsif (iter = true and delay = false) then
                              S <= '1';
                              ram addr <= temp3(11 downto 6);
                              iter := false; delay := true;
```

```
State <= PRam;
elsif (delay = true) then
S <= '0';
temp3 <= (others=>'0');
delay := false;
State <= GetTkn;
end if;
```

end if;

end process;

end Cntl_Logic_arch;

end case;

Module Name: mapbuf.vhd

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
```

```
entity mapbuf is

port (din: in std_logic_vector(24 downto 0);

clk: in std_logic;

wr_en: in std_logic;

ainit: in std_logic;

dout: out std_logic_vector(24 downto 0);

full: out std_logic;

empty: out std_logic);

end mapbuf;
```

```
architecture buf_body of mapbuf is
--depth should be atleast 2 times the CE having the most no. of processes.For eg:
--if CE0 has 10 processes and multiplier CE has 8 processes, then the depth should be atleast 10x2=20 or 19 downto 0
constant deep: integer := 50; --changed to 31 for app2 mat mult
type fifo_array is array(deep downto 0) of std_logic_vector(24 downto 0);
```

signal mem: fifo_array; signal f1,e1 : std logic;

```
begin
full<=f1;
empty<=e1;
process (clk, ainit)
variable startptr, endptr: natural range 0 to deep+1;
begin
```

```
if clk'event and clk = '1' then

if ainit='1' then

startptr:=0;

endptr:=0;

f1 <='0';

e1 <='1';

end if;

if wr_en = '1' then
```

```
if fl /='1' then

mem(endptr) <= din;

e1 <='0';

endptr:=endptr+1;

if endptr>deep then endptr:=0;

end if;

if endptr=startptr then

f1 <='1';

end if;

end if;

end if;
```

```
if rd_en ='1' then
if e1 /= '1' then
dout <= mem(startptr);
f1<='0';
startptr:=startptr+1;
if startptr > deep then startptr:=0;
end if;
if startptr=endptr then
e1<='1';
end if;
end if;
end if;
end if;
end if;
end process;
end buf_body;</pre>
```

Module Name: lut.vhd

--The IEEE standard 1164 package, declares std logic, rising edge(), etc. library IEEE; use IEEE.std_logic_1164.all; use IEEE.std logic arith.all; use IEEE.std_logic_unsigned.all; entity LUT is generic (Instr0 : integer := 156; Instr1 : integer := 48; Instr2 : integer := 152); port (R_L_Table: in STD_LOGIC_VECTOR (1 downto 0); $L\bar{d}$ $R\bar{d}$: in STD LOGIC; Data: inout STD_LOGIC_VECTOR (15 downto 0); rst: in STD_LOGIC; clk : in STD LOGIC; Wr out : in std logic vector (1 downto 0); W en : out std logic; addr: in STD_LOGIC_VECTOR (4 downto 0); time_stmp : in STD_LOGIC_VECTOR(2 downto 0); Proc Num: in STD LOGIC VECTOR (4 downto 0); data loc: in STD LOGIC VECTOR (7 downto 0); -- coming from the Q join flg: buffer std logic; Instr out: out STD LOGIC VECTOR (15 downto 0); -- tab 1ntry : out std logic vector(4 downto 0); -- tab_addntry : out std_logic_vector (7 downto 0);

```
-- tab exitpn ntry : out std logic vector( 3 downto 0);
                 tab in dbg : out std logic
  );
end LUT;
architecture LUT arch of LUT is
signal Last_Proc : std_logic_vector(7 downto 0); --hold last data loc issued
signal Last PN : std logic vector(4 downto 0); --hold last PN #
signal Snd buf PN: std logic vector(4 downto 0); --hold PN# of outbuffer
type Entry is record
        H fld: std logic;
                                             --Hold bit of entry
        J fld: std logic;
                                             --Proc is a join op
        PN : std logic vector(4 downto 0); --Process Number
        Inst addr : std logic vector(7 downto 0); --address of 1st instr.
        Nxt PN0 : std logic vector(4 downto 0);
                                                      --Next PN
        Nxt PN1 : std logic vector(4 downto 0);
                                                      --PN used if a fork
        Exit PN : std logic vector(3 downto 0);
                                                      --PN after exit the process loop
end record;
type table is array(23 downto 0) of entry;
signal L table : table;
-- changing to just one entry for dbugging
--signal L table : entry;
--variable L table : table:
signal tab out, tab in : std logic;
signal temp data : std logic vector(15 downto 0);
-- ADDED TO DBUG
signal temp data in1,temp data in2 :std logic vector (15 downto 0);
--constant Ldreg data : std logic vector(31 downto 10):= "1111111100001111000000";
--constant LdPC : std logic vector(31 downto 10):= "1111000011111111000000";
signal Snd buf Inst0, Snd buf Inst1 : std logic vector(15 downto 0);
signal last time stmp, Snd buf tmstp : std logic vector(2 downto 0);
signal Snd buf Inst2 : std logic vector(15 downto 0);
signal Ldreg data, LdPC,Ldreg2 data : std logic vector(15 downto 8);
--signal 11, 12, 10 : unsigned(15 downto 8);
-- signals added for dbugging
--signal tab 1ntry : std logic vector(4 downto 0);
begin
--10 \le CONV unsigned(Instr0, 8);
--l1 <= Conv unsigned(Instr1, 8);
-12 \leq Conv unsigned(Instr2, 8);
--Ldreg data \leq Conv std logic vector(10, 8);
--LdPC <= Conv std logic vector(11, 8);
--Ldreg2 data <= Conv std logic vector(12, 8);
-- added for dbugging
--tab_1ntry <=L table(0).PN;
--tab addntry <= L table(0).Inst addr;
```

```
--tab_exitpn_ntry <= L_table(0).Exit_PN;
```

```
Ldreg data <= Conv std logic vector(Instr0, 8);
LdPC <= Conv std logic vector(Instr1, 8);
Ldreg2 data <= Conv std logic vector(Instr2, 8);
Snd buf Inst0(15 downto 8) <= Ldreg data;
Snd_buf_Inst1(15 downto 8) <= LdPC;
Snd buf Inst2(15 downto 8) <= Ldreg2 data;
read: process (clk, R_L_Table, Ld_Rd, rst)
                                                      --decode queue tokens
                                                                --and send nxt tkn to cntrlr
        begin
  if rst = '1' then
               Snd buf Inst1(7 downto 0) \leq (others=>'0');
              Snd buf Inst0(7 \text{ downto } 0) \le (\text{others} =>'0');
              Snd buf Inst2(7 downto 0) \leq (others=>'0');
              Join flg \leq 0';
              Snd buf tmstp \leq  (others=> '0');
              Last Proc \leq (others=>'0');
              last PN \le (others \ge 0');
              last time stmp \leq (others \geq '0');
              Snd_buf_PN <= (others=>'0');
              temp data \leq  (others=>'0');
         elsif (clk'event and clk='1') then
           if Ld Rd = '1' then
                  case (R L Table) is
                           when "01"=>
                                                                --Issue to PE
                                    if join flg = 0' then
                                       Last Proc \leq Snd buf Inst0(7 downto 0);
                                       last PN \leq Snd buf PN;
                                       last time stmp <= Snd buf tmstp;
                                       Snd_buf_Inst0(7 downto 0) <= data_loc;</pre>
                                       Snd buf PN <= Proc num;
                                       Snd buf tmstp <= time stmp;
                                    end if:
                                    -- for x in 0 to 9 loop
                                    for x in 0 to 22 loop
                                    -- some changes for dbugging
                                             if Proc Num = L table(x).PN then
                                             --if Proc Num = L table.PN then
                                        if join flg = '0' then
                                             Snd_buf_Inst1(7 downto 0) <= L_table(x).Inst_addr;</pre>
                                                       --Snd buf Inst1(7 downto 0) <= L table.Inst addr;
                                                      if L table(x).J fld = '1' then
                                                      --if L table.J fld = '1' then
                                                  join flg \leq 1';
                                                else
                                                  join flg \leq 0';
                                         end if;
                                        else
                                                                --join op, issue another data loc
                                         Snd buf Inst2(7 downto 0) \leq data loc;
                                         join flg \leq 0';
                                        end if;
                                       end if;
                                    end loop;
```

```
when "10"=>
                                   Join flg \leq='0':
                                   -- for z in 0 to 9 loop
                                   for z in 0 to 22 loop
                                                                       --send to cntrlr
                                    if Last PN = L table(z).PN then
                                                                       --next token PN's
                                      temp data(4 downto 0) <= L_table(z).Nxt_PN1;
                                      temp_data(9 downto 5)<= L_table(z).Nxt_PN0;
                                      temp data(10) \leq L table(z).H fld;
                                      temp data(13 downto 11) <= last time stmp;
                                      temp data(15 downto 14) \leq "00";
                                     end if;
                                   end loop;
                                   -- for z in 0 to 9 loop
                                                                       --send to cntrlr
                                   -- if Last PN = L table.PN then
                                                                       --next token PN's
                                     -- temp data(4 downto 0) <= L table.Nxt PN1;
                                     -- temp data(9 downto 5)<= L table.Nxt PN0;
                                      --temp data(10) \leq L table.H fld;
                                      --temp_data(13 downto 11) <= last_time_stmp;
                                      --temp data(15 downto 14) <= "00";
                                     --end if;
                                   end loop;
                          when "11"=>
                                   join flg \leq 0';
                          when others \Rightarrow --for y in 0 to 9 loop
                                                                                --send to cntrlr
                                             for y in 0 to 22 loop
                                     if Last PN = L table(y).PN then
                                       temp data(15 downto 12) \leq 0000";
                                       temp data(11 downto 8) <= L table(y).Exit PN;
                                       temp data(7 downto 0) <= Last Proc; --data location
                                     end if;
                                          end loop;
                                   -- for y in 0 to 9 loop
                                                                       --send to cntrlr
                                     --if Last PN = L table.PN then
                                       --temp data(15 downto 12) <= "0000";
                                       --temp data(11 downto 8) <= L table.Exit PN;
                                       --temp data(7 downto 0) <= Last Proc; --data location
                                     --end if;
                                   --end loop;
                                   temp_data <= temp_data;
                                   --join flg <= '0';
                 end case;
            end if;
           end if;
end process;
-- control for tab out tri-state
tab out \leq 1' when (Ld Rd ='1' and (R L table = "10" or R L table = "11")) else
          '0';
--data_load : process (tab_out, tab_in, data, temp_data)
                                                              --trnfr data to/from cntrlr
        --begin
                 if tab in = '1'then
        ---
                   if R L table ="01"
        ---
```

then temp data in $1 \le$ data; --elsif R L table ="10" -then temp data in $2 \le 4$ data; ----end if;--else data \leq (others=> 'Z'); -end if: -elsif tab out ='1' then data <= temp data; -else data \leq (others=> 'Z'); --end if: --end process; data load : process (clk,tab out, tab in, data, temp data) --trnfr data to/from cntrlr begin if(clk'event and clk='0') then if tab in = '1'then if R_L_table ="01" then temp data in $1 \le 1$ data; elsif R L table ="10" then temp_data_in2 <= data; --end if;--else data \leq (others=> 'Z'); end if; elsif tab_out ='1' then data <= temp data; else data \leq (others $\geq 'Z'$); end if; end if; end process; load: process (rst, clk, Ld_Rd, R_L_table) --Initialize table entries variable val : integer; begin if rst = '1' then -- for x in 0 to 9 loop for x in 0 to 22 loop L table(x).H fld $\leq 0'$; L table(x).J fld $\leq 0'$; L table(x).PN ≤ 00000 "; L table(x).Inst addr \leq (others=>'0'); L table(x).Nxt PN0 \leq "00000"; L table(x).Nxt PN1 ≤ 00000 "; L table(x).Exit $PN \leq 0000$ "; end loop; L table.H fld $\leq 10'$; --L table.J fld $\leq 0'$; L table.PN <= "00000"; --L_table.Inst_addr <= (others=>'0'); --L_table.Nxt_PN0 <= "00000"; L table.Nxt PN1 <= "00000"; ---L_table.Exit_PN <= "0000"; -elsif (clk'event and clk='1') then if Ld Rd = '0' then case (addr) is when "00000" => val :=0; when "00001" = val :=1; when "00010" => val :=2; when "00011" => val :=3;

end process;

end LUT_arch;

Module Name : Queue.vhd

-- QUEUE.vhd used in synthesis simulation. -- Top level design for FIFO model

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all;

entity queue is -- total queue source code port (clk, enw, rst_f,rst_r,enr,s:in std_logic; time_s: in std_logic_vector(3 downto 0); din: in std_logic_vector(17 downto 0); ram_add: in std_logic_vector(5 downto 0); prog_flag: in std_logic_vector(5 downto 0);

error: inout std logic;

sign: out std_logic; ITRC: out std_logic_vector(3 downto 0); th_flag: out std_logic; count_token:inout std_logic_vector(5 downto 0); dout: out std_logic_vector(17 downto 0));

end queue;

architecture queue_body of queue is

component rate port (Clk, Enw, Rst, error_full: in std_logic; time_s: in std_logic_vector(3 downto 0); sign: out std_logic; ITRC: out std_logic vector(3 downto 0));

end component;

```
component FIFO_block_syn generic(N: integer := 18);
    port (
```

```
din: in std logic vector(N-1 downto 0);
                 ENR: in std logic;
                 ENW: in std logic;
                 clk, Rst: in std logic;
                 ram add: in std logic vector(5 downto 0);
                 s:in std logic;
                 prog flag: in std logic vector(5 downto 0);
                 ENR out: out std logic;
                 ENW out: out std logic;
                 error: out std logic;
                 error full: inout std logic;
                 th flag: out std logic;
                 count token: inout std logic vector(5 downto 0);
                 wptr out: out std logic vector (5 downto 0);
                 rptr out: out std logic vector (5 downto 0);
                 dout: out std logic vector(N-1 downto 0));
end component;
component ram
  port (waddr: in std_logic_vector(5 downto 0);
          datain: in std logic vector(17 downto 0);
      clk: in std logic;
          wren: in std logic;
          rden: in std logic;
          raddr: in std logic vector(5 downto 0);
      dataout: out std logic vector(17 downto 0));
end component;
signal error full: std logic;
signal dout ram: std logic vector (17 downto 0);
signal dout FIFO: std logic vector (17 downto 0);
signal din_ram: std_logic_vector (17 downto 0);
signal ENR out, ENW out: std logic;
signal wptr out, rptr out: std logic vector(5 downto 0);
begin
```

```
rate1: rate port map (Clk,Enw,Rst_r,error_full,time_s,sign,ITRC);
```

FIFO_syn1: FIFO_block_syn port map(dout_ram,ENR,ENW,clk,Rst_f,ram_add,s,prog_flag,ENR_out, ENW_out,error,error_full,th_flag,count_token,wptr_out,rptr_out, dout_FIFO);

ram1 : ram port map(wptr_out,din_ram,clk,ENW_out,ENR_out,rptr_out,dout_ram);

```
process(s,dout_FIFO,din,dout_ram)
begin
case s is
when '1' => din_ram <= dout_FIFO; dout <= (others => '0');
when others => din_ram <= din; dout <= dout_ram;
end case;
end process;</pre>
```

end queue_body;

Module Name: fifo.vhd

-- FIFO block.vhd used in synthesis simulation. library ieee: use ieee.std logic 1164.all; USE IEEE.STD LOGIC UNSIGNED.ALL; entity FIFO block syn is generic(N: integer := 18); port (din: in std logic vector(N-1 downto 0); ENR: in std logic; ENW: in std logic; clk, Rst: in std logic; ram add: in std logic vector(5 downto 0); s:in std logic; prog flag: in std logic vector(5 downto 0); ENR out: out std logic; ENW out: out std logic; error: out std logic; error full: inout std logic; th flag: out std logic; count_token: inout std_logic_vector(5 downto 0); wptr out: out std logic vector (5 downto 0); rptr out: out std logic vector (5 downto 0); dout: out std logic vector(N-1 downto 0)); end FIFO block syn; architecture FIFO block body of FIFO block syn is _____ -- Signals used in the Error detection unit block signal error_empty: std_logic; _____ -- Signals used in the FCU block signal flag fcu1,flag fcu2,flag fcu3,flag fcu4, flag fcu5: std logic; _____ -- Signals used when the pseudo-RAM function is evoked ___ signal ASE1, ASE2: std logic vector(5 downto 0); signal dout ASE : std logic vector(5 downto 0); signal RAM1, RAM2: std logic vector(17 downto 0); signal dout RAM1, dout RAM2: std logic vector(17 downto 0); signal din RAM1, din RAM2: std logic vector(17 downto 0); signal rptr, wptr: std logic vector(5 downto 0); begin process (wptr, rptr, s, ram add, dout ASE)

192

begin

```
case s is
when '1' \Rightarrow rptr out \leq ram add; wptr out \leq dout ASE;
when others => rptr out <= rptr; wptr out <= wptr;
end case;
end process;
process(rst,s,flag fcu1,flag fcu2,flag fcu3, flag fcu4,flag fcu5,ENR,ENW,error empty,error full)
begin
if rst = '1' then
ENW out <= '0'; ENR out <= '0';
else
 if s = '1' then
  if flag fcu1 = '0' and flag fcu2 = '0' and
  flag fcu3 = '0' and flag fcu4 = '0' and flag fcu5 = '0' then
   ENR out <= '1'; ENW out <= '0';
  elsif flag fcu1 = '1' and flag fcu2 = '0' and
  flag fcu3 = '0' and flag fcu4 = '0' and flag fcu5 = '0' then
   ENR out <= '1'; ENW out <= '0';
  elsif flag fcu1 = '1' and flag fcu2 = '1' and
  flag_fcu3 = '1' and flag_fcu4 = '0' and flag_fcu5 = '0' then
   ENR out <= '0'; ENW out <= '1';
  elsif flag fcu1 = '1' and flag fcu2 = '1' and
  flag fcu3 = '1' and flag fcu4 = '1' and flag fcu5 = '0' then
   ENR out <= '0'; ENW out <= '1';
  else
  ENR out <= '0'; ENW out <= '0';
  end if;
 else
  ENR_out <= ENR and (not error_empty); ENW_out <= ENW and (not error_full);
 end if;
end if;
end process;
ASE block:process(rst,s,clk)
begin
if rst = '1' then
ASE1 <= (others => '0'); ASE2 <= (others => '0');
dout ASE \leq (others \geq '0');
else
if s = '1' then
 if clk'event and clk = '1' then
  if flag fcu1 = '0' and flag fcu2 = '0' and
  flag fcu3 = '0' and flag fcu4 = '0' then
  ASE1 \leq ram add;
  elsif flag fcu1 = '1' and flag fcu2 = '0' and
  flag fcu3 = '0' and flag fcu4 = '0' then
   ASE2 \leq ram add;
  elsif flag fcu1 = '1' and flag fcu2 = '1' and
  flag fcu3 = '0' and flag fcu4 = '0' then
   dout ASE <= ASE2;
  elsif flag fcu1 = '1' and flag fcu2 = '1' and
  flag fcu3 = '1' and flag fcu4 = '0' then
   dout ASE <= ASE1;
  end if;
 end if;
 end if;
```

```
end if;
end process;
RAM block:process(rst,clk)
begin
if rst = '1' then
 RAM1 \le (others \implies '0'); RAM2 \le (others \implies '0');
 dout \leq  (others \geq 0);
else
 if clk'event and clk = '1' then
 if s = '1' then
  if flag fcu1 = '0' and flag fcu2 = '0' and
  flag fcu3 = 0' and flag fcu4 = 0' then
   RAM1 \leq din;
  elsif flag fcu1 = '1' and flag fcu2 = '0' and
  flag fcu3 = '0' and flag fcu4 = '0' then
   ram2 \le din;
  elsif flag fcu1 = '1' and flag fcu2 = '1' and
  flag fcu3 = '0' and flag fcu4 = '0' then
   dout \leq RAM1;
  elsif flag fcu1 = '1' and flag fcu2 = '1' and
  flag fcu3 = '1' and flag fcu4 ='0' then
   dout \leq RAM2;
  else
   RAM2 \le (others \implies '0'); RAM1 \le (others \implies '0');
  end if:
  end if;
 end if;
end if;
end process;
WAP_RAP: process (rst,clk)
begin
if rst = '1' then
 wptr \leq (others \geq '0'); rptr \leq (others \geq '0');
else
 if clk'event and clk = '1' then
 if s = '0' then
  if enw = '1' and error full = '0' then
   if wptr /= "1111111" then
   wptr <= wptr + "000001";
   else
   wptr \leq  (others \geq 0');
   end if;
  end if;
  if enr = '1' and error empty = '0' then
   if rptr /= "111111" then
   rptr <= rptr + "000001";
   else
   rptr \leq  (others \geq 0');
   end if;
  end if:
  end if;
 end if;
end if;
```

```
end process;
```

```
error <= error full or error empty;
EDU: process(rst,wptr,rptr,enw,enr,s,count_token)
begin
if rst = '1' then
 error_full <= '0'; error_empty <= '0';
else
 if s = '0' then
  if wptr = rptr and enw = '1' and enr = '0'
  and count token = "000000" then
   error full <= '1'; error empty <= '0';
  elsif rptr = wptr and count_token /= "100000"
  and enw = '0' and enr = '1' then
   error full <= '0'; error empty <= '1';
  else
   error full <= '0'; error empty <= '0';
  end if;
 end if;
end if;
end process;
TCU: process(rst,clk)
begin
if rst = '1' then
 count token \leq  (others \geq 0');
else
 if clk'event and clk = '1' then
 if s = 0' then
  if enw = '1' and enr = '0' then
   if count_token /= "100000" and error_full /= '1' then
   count token <= count token + "000001";
   end if;
  elsif enw = '0' and enr = '1' then
   if count token /= "000000" and error empty /= '1' then
   count token <= count token - "000001";
   end if;
  end if:
 end if;
 end if;
end if;
end process;
PTU: process(rst,s,prog_flag,count_token)
begin
if rst = '1' then
 th flag \leq 0';
else
 if s = 0' then
 if count token >= prog flag then
  th flag \leq 1';
  else
  th_flag <= '0';
 end if;
 end if;
```

```
end if;
end process;
FCU: process(clk,rst)
begin
if rst = '1' then
 flag fcu1 \leq '0'; flag fcu2 \leq '0';
 flag fcu3 \leq '0'; flag fcu4 \leq '0';
 flag fcu5 \leq 0';
else
 if clk'event and clk = '1' then
 if s = '1' then
  if flag fcu1 = '0' and flag fcu2 = '0' and
  flag fcu3 = '0' and flag fcu4 = '0' and flag fcu5 = '0' then
   flag fcu1 \leq 1';
  elsif flag fcu1 = '1' and flag fcu2 = '0' and
  flag_fcu3 = '0' and flag_fcu4 = '0' and flag_fcu5 = '0' then
   flag fcu2 \leq 1';
  elsif flag fcu1 = '1' and flag fcu2 = '1' and
  flag_fcu3 = '0' and flag_fcu4 = '0' and flag_fcu5 = '0' then
   flag fcu3 <= '1';
  elsif flag fcu1 = '1' and flag fcu2 = '1' and
  flag fcu3 = '1' and flag fcu4 = '0' and flag fcu5 = '0' then
   flag fcu4 \leq 1';
  elsif flag fcu1 = '1' and flag fcu2 = '1' and
  flag fcu3 = '1' and flag fcu4 = '1' and flag fcu5 = '0' then
   flag fcu5 \leq 1';
  end if;
  else
  flag fcu1 <= '0'; flag fcu2 <= '0';
  flag_fcu3 <= '0'; flag_fcu4 <= '0';
  flag fcu5 \leq 0';
  end if;
 end if;
end if:
end process;
```

end FIFO_block_body;

Module Name: ram.vhd

-- RAM.vhd LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; USE STD.TEXTIO.ALL;

entity ram is port (waddr: in std_logic_vector(5 downto 0); datain: in std_logic_vector(17 downto 0); clk: in std_logic; wren: in std_logic;

```
rden: in std_logic;
raddr: in std_logic_vector(5 downto 0);
dataout: out std_logic_vector(17 downto 0));
end ram:
```

architecture ram body of ram is

constant deep: integer := 63; type fifo_array is array(deep downto 0) of std_logic_vector(17 downto 0); signal mem: fifo_array;

signal waddr_int: integer range 0 to 63; signal raddr_int: integer range 0 to 63;

begin
waddr_int <= conv_integer(waddr);
raddr_int <= conv_integer(raddr);</pre>

```
process (clk)
begin
if clk'event and clk = '1' then
if wren = '1' then
mem(waddr_int) <= datain;
end if;
end if;
end process;
dataout <= mem(raddr_int);
end ram body;</pre>
```

Module Name : rate.vhd

-- This is the vhdl description of the rate_block

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all;

```
entity rate is

port ( Clk, Enw, Rst,

error_full: in std_logic; -- active high reset(synchronous) and write enable

time_s: in std_logic_vector(3 downto 0); -- This specify the time time period one wants to

-- use for calculating the difference in rate for

-- 2 time period.

sign: out std_logic; -- If the sign is 0 it means rate decreases and if

-- it is 1 than it means the rate has increased.

ITRC: out std_logic_vector(3 downto 0)); -- ITRC gives us the rate comparison of 2 time.

slices
```

end rate;

architecture body_rate of rate is

signal time_s_temp: std_logic_vector(3 downto 0);

signal count_clk : std_logic_vector(3 downto 0); -- Output from the clock counter block that tells how -- many clock cycle has passed.

signal write_storeRef : std_logic; -- Control signal that acts as the write enable signal for storeRef memory -- element.

signal count_t : std_logic_vector(3 downto 0); -- Output from the token_counter block that gives
-- information on how many control token is written into the
-- memory array within a time slice.

signal storeRef : std_logic_vector(3 downto 0); -- Output of the store_ref_rate block and is used as the -- reference to count the build up rate.

signal storeComp,fill_flag : std_logic_vector(3 downto 0); -- Output of the store_comp_rate block and is -- used as the comparator value to count the -- ITRC.

signal mem_stack: std_logic_vector(7 downto 0); signal last : std_logic; signal time_s_temp_lessOne : integer range 0 to 8;

begin

```
CCU:process(clk,rst,time s)
                                                    -- This section describes the clock counter unit block
begin
if rst = '1' then
 time_s_temp <= time_s; -- store the desired time period
 count clk \ll (others \implies '0');
 write storeRef <= '0';
 case time s is
 when "0000" \Rightarrow time s temp lessOne \leq 0;
  when "0001" \Rightarrow time s temp lessOne \leq 0;
  when "0010" \Rightarrow time s temp lessOne \leq 0;
  when "0011" \Rightarrow time s temp lessOne \leq 1;
  when "0100" \Rightarrow time s temp lessOne \leq 2;
  when "0101" \Rightarrow time s temp lessOne \leq 3;
  when "0110" \Rightarrow time s temp lessOne \leq 4;
  when "0111" \Rightarrow time s temp lessOne \leq 5;
  when "1000" \Rightarrow time s temp lessOne \leq 6;
  when others => time s temp lessOne <= 0;
 end case;
elsif (Clk'event and Clk = '1') then
 if error full = '0' then
 if (count clk = time s temp) then
  count clk \le "0001";
  else
  if count clk \neq "1000" then
   count clk \leq count clk + "0001";
  end if;
  end if;
```

```
if (count clk = (time \ s \ temp - "0001")) then
  write_storeRef <= '1';</pre>
 else
  write storeRef <= '0';
 end if:
end if;
end if;
end process;
WTCU: process(clk,rst)
                                             -- This section describes the write token counter unit block
begin
if rst = '1' then
count t \le (others \implies '0');
elsif clk'event and clk = '1' then
if error full = '0' then
 if count clk = time s temp then
  if enw = '1' then
  count t <= "0001";
  else
  count_t <= "0000";
  end if;
 else
  if enw = '1' then
  if count t = "1000" then
   count t \le count t + "0001";
  end if;
  end if;
 end if;
end if;
end if;
end process;
SE2:process(clk,rst) -- This section describes the SE1 block that is used to store the RITB.
begin
if rst = '1' then
storeRef \leq  (others \geq '0');
elsif clk'event and clk = '1' then
if error full = '0' then
 if write storeRef = '1' then
  storeRef <= count t;
 end if;
end if;
end if;
end process;
SE3: process(clk,rst)
                                           -- This section describes the SE3 block that is used to
                                   -- store and determine the NITB.
begin
if rst = '1' then
storeComp <= (others => '0');
fill flag \leq  (others \geq 0');
elsif clk'event and clk = '1' then
 if error full = '0' then
 if fill flag /= time s temp then
  fill flag \leq fill flag + "0001";
```

```
if enw = '1' and last = '0' then
storeComp <= storeComp + "0001";
end if;
else
if enw = '1' and storeComp /= time_s_temp and last = '0' then
storeComp <= storeComp + "0001";
elsif enw = '0' and storeComp /= "0000" and last = '1' then
storeComp <= storeComp - "0001";
end if;
end if;
end if;
end if;
end if;
end if;</pre>
```

AU: process (storeComp, storeRef, Rst, error_full) -- This section describes the arithetic unit block that -- is used to count the input token buildup

```
begin
if Rst = '1' then
 sign <= '0'; ITRC <= (others => '0');
else
 if error full = '0' then
 if storeRef > storeComp then
  ITRC <= storeRef - storeComp;
  sign \leq 0';
  elsif storeRef = storeComp then
  ITRC \leq  (others \geq 0);
  sign \leq 0';
  else
  ITRC <= storeComp - storeRef;
  sign <= '1';
  end if;
 end if;
end if;
end process;
process(clk,rst)
begin
if rst = '1' then
 last <= '0'; mem_stack <= (others => '0');
elsif clk'event and clk = '1' then
 if error full = '0' then
 last <= mem stack(time s temp lessOne);</pre>
  if enw = '1' then
  mem_stack <= mem_stack(6 downto 0) & '1';</pre>
  else
  mem stack <= mem stack(6 downto 0) & '0';
  end if:
 end if:
end if;
end process;
```

end body_rate;

Module Name: divpe.vhd

- -- Code for Divider Processor for HDFCA project
- -- File: divpe.vhd

-- synopsys translate off Library XilinxCoreLib; -- synopsys translate on --The IEEE standard 1164 package, declares std logic, rising edge(), etc. library IEEE; use IEEE.std logic 1164.all; use IEEE.std logic arith.all; use IEEE.std logic unsigned.all; entity Divpe is port (Cntrlr bus : in std logic vector(15 downto 0); Snd I: out std logic; clk : in std logic; rst : in std logic; Instr rdy : in std logic; Fin : out std logic; Data_bus : inout std_logic_vector(15 downto 0); Bus req : out std logic; Bus gnt : in std logic; Addr : out std logic vector(6 downto 0); R W : buffer std logic; --R W : inout std logic; loc bus dbug : out std logic vector(7 downto 0); Iaddr bus dbug : out std logic vector(7 downto 0); Iaddr dbug : out std logic vector(7 downto 0); R2_out_dbug : out std_logic_vector(7 downto 0);

Image State S

end Divpe;

architecture dpe of Divpe is

-- This file was created by the Xilinx CORE Generator tool, and --

-- is (c) Xilinx, Inc. 1998, 1999. No part of this file may be

-- transmitted to any third party (other than intended by Xilinx) --

-- or used without a Xilinx programmable or hardwire device without --

-- Xilinx's prior written permission.

component div_imem

port (
 addr: IN std_logic_VECTOR(3 downto 0);
 clk: IN std_logic;
 din: IN std_logic_VECTOR(15 downto 0);
 dout: OUT std_logic_VECTOR(15 downto 0);
 we: IN std_logic);

end component;

component add subber8

port (
A: IN std_logic_VECTOR(7 downto 0);
B: IN std_logic_VECTOR(7 downto 0);
C_IN: IN std_logic;
C_OUT: OUT std_logic;
ADD_SUB: IN std_logic;
Q_OUT: OUT std_logic_VECTOR(7 downto 0));
mponent:

end component;

signal Imem bus, R0 out, R1 out, Inst in, Inst out : std logic vector(15 downto 0); signal R2 out, Data loc1, Data loc2 : std logic vector(7 downto 0); signal s2, s1, s0, s3, s4, s5, s6, s7 : std logic; signal Div out, mux2 out, adder out : std logic vector(7 downto 0); signal mux1 out, result : std logic vector(15 downto 0); signal div en, ld d1, ld d2, ld iaddr : std logic; signal loc bus, Iaddr, Iaddr bus : std logic vector(7 downto 0); constant GoDiv : std logic vector(7 downto 0) := "11111111"; constant StoreDL : std logic vector(7 downto 0) := "10001000"; type OP state is (reset.Getop.O1.O2.O3.O4.O5.O5A.O5B.O5C.O6.O7.O8.O9.O10); signal OP : OP state; signal LR2, LR1, Ci, LR0, R2 rst, ld rslt, I R W : std logic; signal qout out, remd out, rem rslt : std logic vector(15 downto 0); signal mux5 out, mux6 out, MUX4 OUT : std logic vector(7 downto 0); signal delay : std logic vector(19 downto 0); signal one, zero : std logic; signal test :string (1 to 10); begin one <= '1'; zero <= '0';

-- added for dbugging loc_bus_dbug <= loc_bus; Iaddr_bus_dbug <= Iaddr_bus; Iaddr_dbug <= Iaddr; R2_out_dbug <= R2_out; Imem_bus_dbug <= Imem_bus; --LR2_dbug <=LR2;
____ ADD5 : add subber8 port map (A =>R2 out, B =>mux2 out, C IN => Ci, C OUT => open, ADD SUB =>one, Q OUT =>adder out); D2: div1 port map (dividend => R0 out, divisor => R1 out, quot => qout out, remd = remd out, c = clk); mux2 out \leq data loc2 when (s3='0' and s2='0') else data loc1 when (s3='0' and s2='1') else Iaddr when (s3='1' and s2='0') else (others=> '0'); mux1 out \leq Data bus when s1='0' else Imem bus; Addr \leq Data loc2(6 downto 0) when s0='0' else data loc1(6 downto 0); mux4_out <= Iaddr_bus when s4='0' else adder out; mux5 out $\leq 10^{\circ}$ bus when s5 = '0' else adder out; mux6 out $\leq 10^{\circ}$ bus when s6 = '0' else adder out; port map (addr => Iaddr(3 downto 0), clk => clk, din => Inst_in, DIM1 : div_imem dout \Rightarrow Inst out, we \Rightarrow I R W); Imem_bus \leq Inst_out when I_R_W = '0' else (others=>'Z'); Inst in \leq Imem bus when I R W = '1' else (others=>'0'); Data bus \leq result when (R W = '1' and S7 = '0') else rem rslt when (R W = '1' and S7 = '1') else (others=>'Z'); control: process(clk, instr rdy, bus gnt, cntrlr bus, rst, delay, data loc2,Op) variable load delay, ld del2, del : boolean; begin if rst = '1' then $OP \leq reset;$

OP <= reset; elsif (clk'event and clk = '1') then if Op = reset then test <= "StateReset"; snd_i <= '1'; del := false; fin <= '1'; ld_del2 := false; bus_req <= '0'; I_R_W <= '0'; r_w <= '0'; LR0 <= '0';

s4 <= '0'; s1 <= '0'; s2 <= '0'; s3 <= '0'; s0 <= '1'; s5 <= '0'; s6 <= '0'; s7 <= '0'; Ci <= '0'; LR2 <= '0'; LR1 <= '0'; LD D1 <= '0'; LD_D2 <= '0'; r2 rst <= '1'; load delay := false; ld rslt $\leq 0'$; ld Iaddr $\leq 0'$; delay <= "00000000000000000001"; Op <= GetOp; elsif Op = GetOp then --ld data loc 1 r2 rst <= '0'; LD D2 <= '0'; LR2 <= '0'; LR1 <= '0'; bus req $\leq 0'$; ld rslt $\leq 0'$; ld Iaddr $\leq 0'$; if instr rdy = '1' then loc bus \leq Cntrlr bus(7 downto 0); LD D1 <= '1'; fin <= '0'; s5 <= '0'; Snd $i \le '1';$ Op <= O1; else $OP \leq GetOp;$ end if; elsif Op = O1 then LD D1 <= '0'; r2 rst <= '0'; LR2 <= '0'; LR1 <= '0'; bus req $\leq 0'$; ld rslt $\leq 0'$; if (instr rdy = '1' or load delay = true) then if cntrlr_bus(15 downto 8) = StoreDL then --ld dl2 loc_bus <= cntrlr_bus(7 downto 0);</pre> LD D2 <= '1'; ld Iaddr<= '0'; fin <= '0'; s6 <= '0'; snd $i \leq 1'$; Op <= 01; elsif cntrlr bus(15 downto 8) = GoDiv then --start div ops if (load delay = false) then Iaddr bus \leq cntrlr bus(7 downto 0); --ld instr loc LD D2 <= '0'; s4 <= '0'; Ld Iaddr $\leq 1'$; Snd $I \leq 0'$; load delay := true; $Op \le O1;$ elsif (load delay = true) then Ld Iaddr $\leq 0'$; $Op \le O2$; load delay := false; end if; end if; else Op <= O1; end if; elsif Op = O2 then --ld R2 with dl1 offset r2_rst <= '0'; LD_D2 <= '0'; --from Imem $LR1 \le 0'; ld d1 \le 0';$ bus req $\leq 0'$;

ld rslt $\leq 0'$; ld Iaddr $\leq 0'$; I R W <= '0'; LR2 <= '1'; $Op \le O3;$ elsif Op = O3 then --add offset to dl1 str in dl1 LD D2 <= '0'; -- changes for dbugging --LR2 <= '1'; LR2 <= '0'; LR1 <= '0'; bus_req <= '0'; ld rslt <= '0'; ld Iaddr<= '0'; Ci <= '0'; LR2 <= '0'; LD_D1 <= '1'; S5 <= '1'; s2 <= '1'; s3 <= '0'; Op ≤ 04 ; r2 rst ≤ 11 ; elsif Op = O4 then --Inc Iaddr if (ld del2 = false) then LD D2 <= '0'; LR2 <= '0'; LR1 <= '0'; bus req $\leq 0'$; ld rslt $\leq 0'$; LD D1 <= '0'; r2 rst <= '0'; s2 <= '0'; s3 <= '1'; S4<='1'; ci <= '1'; ld Iaddr <= '1'; $Op \leq O4$; ld del2 := true; elsif(ld del2 = true) then ld Iaddr $\leq 0'$; Op <= O5; ld del2 := false;end if; elsif Op = O5 then --Check for 2nd dl r2 rst $\leq 0'$; LD D2 $\leq 0'$; bus req <= '0'; ld d1 <= '0';ld rslt $\leq 0'$; ld Iaddr $\leq 0'$; if data loc2 = "00000000" then --get divisor from IMEM I R W <= '0'; lr0 <= '0'; --put in R1 S1 <= '1'; lr1 <= '1'; Op <= O6; --get data from DMEM else I R W $\leq 0'$; lr0 $\leq 0'$; --get offset to Dl2 lr2 <='1'; $Op \le O5a; lr1 \le 0';$ end if; elsif Op = O5a then --add offset to Dl2 r2 rst $\leq 0'$; LR1 <= '0'; bus req <= '0'; ld d1 <= '0';ld rslt $\leq 0'$; ld Iaddr $\leq 0'$; lr2 <= '0'; s2 <= '0'; s3 <= '0'; $ci \le 0'; s6 \le 1';$ LD D2 <= '1'; $Op \leq O5b;$ elsif Op = O5b then test <= "State O5b ";

r2 rst $\leq 0'$; LR2 <= '0'; LR1 <= '0'; ld $d1 \le '0';$ ld rslt $\leq 0'$; ld Iaddr $\leq 0'$; LD D2 <= '0'; s0 <= '0'; bus req <= '1'; R w <= '0'; Op $\leq 05c; s1 \leq 0';$ elsif Op = O5c then --ld R1 with divisor test <= "State O5c "; r2 rst <= '0'; LD D2 <= '0'; --from DMEM $LR2 \le '0'; s1 \le '0';$ $ld d1 \le 0';$ ld_rslt <= '0'; ld_Iaddr<= '0'; if bus gnt = '1' then lr1 <= '1'; Op <= O6; else LR1 <= '0'; Op <= O5c; end if; --ld R0 with dividend elsif Op = O6 then test <= "State O6 "; r2 rst <= '0'; LD D2 <= '0'; LR2 <= '0'; LR1 <= '0'; ld $d1 \le 0';$ ld_rslt <= '0'; ld_Iaddr<= '0'; s0<='1'; R_w <= '0'; bus_req <= '1'; Op <= O7; elsif Op = O7 then r2 rst <= '0'; LD D2 <= '0'; LR2 <= '0'; LR1 <= '0'; $ld d1 \le 0'$: ld rslt $\leq 0'$; ld Iaddr $\leq 0'$; if bus gnt = '1' then lr0 <= '1'; Op <= O8; else lr0 <= '0'; $OP \le O7;$ end if; elsif Op = O8 then --wait for result 20 CC's LD_D2 <= '0'; LR2 <= '0'; LR1 <= '0'; bus req <= '0'; ld d1 <= '0';ld Iaddr<= '0';lr0 <= '0'; bus req $\leq 0'$; r2 Rst <= '1'; Ld rslt $\leq 1'$; Op <= O9; else delay \leq delay(18 downto 0)&'0';

ld rslt $\leq 0'$; $Op \le O8;$ end if; elsif Op = O9 then test <= "State O9 "; r2 rst <= '0'; LR2 <= '0'; LR1 <= '0'; ld_rslt <= '0'; ld_Iaddr<= '0'; r2 Rst <= '0'; R W <= '1'; if data loc2 = "00000000" then --use DL1 for store S0<='1'; $1d d2 \le 0';$ --use DL2 for store else S0 <= '0'; ld d1 <= '0'; end if; Bus_req <= '1'; Op <= O10; elsif Op = O10 then test <= "State O10 "; r2 rst <= '0'; LD D2 <= '0'; LR2 <= '0'; LR1 <= '0'; ld d1 <= '0'; S7 <= '0'; ld rslt $\leq 0'$; ld Iaddr $\leq 0'$; if bus_gnt = 1' then --Store Quotient in mem fin <= '1'; bus req $\leq 0'$; $Op \leq reset;$ else Op <= O10; end if; end if; end if; end process; reg2 : process (clk, Imem_bus, R2_rst, Lr2) begin if clk'event and clk='1' then if R2 rst = '1' then R2 out \leq (others=>'0'); elsif lr2 = '1' then R2_out <= Imem_bus(7 downto 0); else R2 out \leq R2 out; end if; end if; end process; reg_dl1: process (clk, mux5_out, rst, LD_D1) begin if rst = '1' then data_loc1 <= (others=>'0'); elsif clk'event and clk='1' then if LD D1 = '1' then

```
data loc1 <= mux5 out;
                           else
                                    data loc1 \leq data loc1;
                           end if;
                  end if;
end process;
reg_dl2: process (clk, mux6_out, rst, LD_D2)
         begin
                  if rst ='1' then
                           data loc2 \le (others =>'0');
                  elsif clk'event and clk='1' then
                           if LD D2 = '1' then
                                    data_loc2 <= mux6_out;
                           else
                                    data loc2 \ll data loc2;
                           end if;
                  end if;
end process;
reg_R0: process (clk, data_bus, rst, lR0)
         begin
                  if rst = '1' then
                           R0 out \leq  (others=>'0');
                  elsif clk'event and clk='1' then
                           if IR0 = '1' then
                                    R0 out \leq data bus;
                           else
                                    R0_out \le R0_out;
                           end if;
                  end if;
end process;
reg R1: process (clk, mux1 out, rst, lR1)
         begin
                  if rst = '1' then
                           R1 out \leq  (others=>'0');
                  elsif clk'event and clk='1' then
                           if lR1 = '1' then
                                    R1_out <= mux1_out;
                           else
                                    R1_out \le R1_out;
                           end if;
                  end if;
end process;
reg_Iaddr: process (clk, mux4_out, rst, ld_Iaddr)
         begin
                  if rst = 1' then
                           Iaddr \leq  (others=>'0');
                  elsif clk'event and clk='1' then
                           if ld Iaddr = '1' then
                                    Iaddr <= mux4_out;
                           else
                                    Iaddr \leq Iaddr;
                           end if;
```

end if;

reg_Rslt: process (clk, qout_out, remd_out, rst, ld_Rslt) begin if rst ='1' then result <= (others=>'0'); rem_rslt <= (others=>'0'); elsif clk'event and clk='1' then if ld_Rslt = '1' then result <= qout_out; rem_rslt <= remd_out; else result <= result; rem_rslt <= rem_rslt; end if; end if;

end process;

end process;

end architecture;

Module Name : addsub8_synthable.vhd

LIBRARY IEEE; USE IEEE.std_logic_1164.ALL; USE IEEE.std_logic_unsigned.ALL; --use ieee.std_logic_arith.all;

ENTITY add_subber8 IS

PORT(

A: IN std_logic_vector(7 DOWNTO 0); B: IN std_logic_vector(7 DOWNTO 0); C_IN: IN std_logic; C_OUT: OUT std_logic; ADD_SUB: IN std_logic; Q_OUT: OUT std_logic_vector(7 DOWNTO 0)); END add_subber8;

ARCHITECTURE sim OF add_subber8 IS SIGNAL S: std_logic_vector(7 DOWNTO 0); SIGNAL S1: std_logic_vector(7 DOWNTO 0); SIGNAL AA: std_logic_vector(7 DOWNTO 0); SIGNAL C: std_logic_vector(8 DOWNTO 0); SIGNAL T: std_logic_vector(7 DOWNTO 0);

BEGIN Q_OUT<=S; PROCESS(A,B,C_IN,ADD_SUB,C,T,AA,S1,S) begin if ADD_SUB='1' THEN $C(0) \le C_IN;$ for i in 0 to 7 loop $S(i) \le A(i)$ xor B(i) xor C(i);

```
C(i+1) \le (A(i) \text{ and } B(i)) \text{ or } (A(i) \text{ and } C(i)) \text{ or } (B(i) \text{ and } C(i));
                      end loop;
                      C_OUT <= C(8);
                      T \le NOT (B + C_IN);
                      AA \le A+1;
                      C(0) <= C_in;
                      for i in 0 to 7 loop
                                 S1(i) \leq AA(i) \text{ xor } T(i) \text{ xor } C(i);
                                 C(i+1) \le (AA(i) \text{ and } T(i)) \text{ or } (AA(i) \text{ and } C(i)) \text{ or } (T(i) \text{ and } C(i));
                      end loop;
                      --C OUT <= NOT C(8);
                      C_OUT \leq C(8);
                      if C(8) = '0'
                       then
                      --if s1(7) = '1' and A(7) = '0' then
                                 s \le (not s1) + 1;
                      else s \leq s1;
                      end if;
end if;
end process;
END sim;
```

Module Name: div1.xco (Xilinx IP Core)

else

	This file is owned and controlled by Xilinx and must be used
	solely for design, simulation, implementation and creation of
	design files limited to Xilinx devices or technologies. Use
	with non-Xilinx devices or technologies is expressly prohibited
	and immediately terminates your license
	XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS"
	SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR
	XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE, OR INFORMATION
	AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION
	OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS
	IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,
	AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE
	FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY
	WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE
	IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR
	REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF
	INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
	FOR A PARTICULAR PURPOSE
	Xilinx products are not intended for use in life support
	appliances, devices, or systems. Use in such applications are
	expressly prohibited
	(c) Copyright 1995-2003 Xilinx, Inc
	All rights reserved
Y	You must compile the wrapper file div1.vhd when simulating

-- the core, div1. When compiling the wrapper file, be sure to

-- reference the XilinxCoreLib VHDL simulation library. For detailed

-- instructions, please refer to the "CORE Generator Guide".

-- The synopsys directives "translate_off/translate_on" specified

-- below are supported by XST, FPGA Compiler II, Mentor Graphics and Synplicity

-- synthesis tools. Ensure they are correct for your synthesis tool(s).

-- synopsys translate_off LIBRARY ieee; USE ieee.std logic 1164.ALL;

Library XilinxCoreLib; ENTITY div1 IS port (dividend: IN std_logic_VECTOR(15 downto 0); divisor: IN std_logic_VECTOR(15 downto 0); quot: OUT std_logic_VECTOR(15 downto 0); remd: OUT std_logic_VECTOR(15 downto 0); c: IN std_logic);

END div1;

ARCHITECTURE div1_a OF div1 IS

component wrapped_div1

port (

dividend: IN std_logic_VECTOR(15 downto 0); divisor: IN std_logic_VECTOR(15 downto 0); quot: OUT std_logic_VECTOR(15 downto 0); remd: OUT std_logic_VECTOR(15 downto 0); c: IN std_logic);

end component;

-- Configuration specification

for all : wrapped_div1 use entity XilinxCoreLib.dividervht(behavioral) generic map(dividend_width => 16, signed_b => 0, fractional_b => 0, divisor_width => 16, fractional_width => 16, divclk_sel => 1);

BEGIN

U0: wrapped_div1

END div1_a;

-- synopsys translate_on

Module Name : div_imem.xco (Xilinx IP Core)

This file is owned and controlled by Xilinx and must be used solely for design, simulation, implementation and creation of ___ design files limited to Xilinx devices or technologies. Use ___ with non-Xilinx devices or technologies is expressly prohibited -and immediately terminates your license. __ __ XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR --XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE, OR INFORMATION ___ AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION --OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS --IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT, --AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE --FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY --WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE ___ ---IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF ___ INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. ___ ___ Xilinx products are not intended for use in life support ___ appliances, devices, or systems. Use in such applications are -expressly prohibited. ___ (c) Copyright 1995-2002 Xilinx, Inc. --All rights reserved. ___ -- You must compile the wrapper file div imem.vhd when simulating -- the core, div imem. When compiling the wrapper file, be sure to -- reference the XilinxCoreLib VHDL simulation library. For detailed -- instructions, please refer to the "Coregen Users Guide". -- The synopsys directives "translate off/translate on" specified -- below are supported by XST, FPGA Express, Exemplar and Synplicity -- synthesis tools. Ensure they are correct for your synthesis tool(s). -- synopsys translate off LIBRARY ieee: USE ieee.std logic 1164.ALL; Library XilinxCoreLib; ENTITY div imem IS port (addr: IN std logic VECTOR(3 downto 0); clk: IN std logic; din: IN std logic VECTOR(15 downto 0); dout: OUT std logic VECTOR(15 downto 0); we: IN std logic); END div imem; ARCHITECTURE div imem a OF div imem IS component wrapped div imem port (addr: IN std_logic VECTOR(3 downto 0);

```
clk: IN std logic;
din: IN std logic VECTOR(15 downto 0);
dout: OUT std logic VECTOR(15 downto 0);
we: IN std logic);
```

end component;

```
-- Configuration specification
```

for all : wrapped_div_imem use entity XilinxCoreLib.blkmemsp_v5_0(behavioral) generic map(c sinit value => "0", c reg inputs $\Rightarrow 0$, c yclk is rising => 1, c has $en \Rightarrow 0$, c_ysinit_is_high => 1, c ywe is high $\Rightarrow 1$, c_ytop_addr => "1024". c_yprimitive_type => "4kx1", c yhierarchy => "hierarchy1", c has rdy => 0, c_has_limit_data_pitch => 0, c write mode $\Rightarrow 0$, c width \Rightarrow 16, c yuse single primitive => 0, $c_has_nd => 0$, c enable rlocs $\Rightarrow 0$, c has we $\Rightarrow 1$, c has rfd => 0, c has $din \Rightarrow 1$, c_ybottom_addr => "0", c pipe stages $\Rightarrow 0$, $c_yen_is_high \Rightarrow 1$, $c_depth => 16$, c has default data => 0, c limit data pitch => 8, c has sinit $\Rightarrow 0$, c mem init file => "div imem.mif", c default data = "0", c ymake $bmm \Rightarrow 0$, c addr width => 4); BEGIN

U0: wrapped div imem port map (addr => addr,clk => clk, din => din, dout => dout, we => we);

END div imem a;

-- synopsys translate on

Module Name : ic_hdca_gate.vhd

library IEEE;

```
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
-- Uncomment the following lines to use the declarations that are
-- provided for instantiating Xilinx primitive components.
--library UNISIM;
--use UNISIM.VComponents.all;
entity gate ic a is
  Port ( clk: in std logic ;
      rst: in std logic ;
      ctrl: in std logic vector(3 downto 0);
      qdep: in std logic vector(19 downto 0);
      addr bus: in std logic vector(27 downto 0);
      data in0,data in1,data in2,data in3 : in std logic vector(15 downto 0);
      rw: in std logic vector(3 downto 0);
      flag: out std logic vector(3 downto 0);
      data out0,data out1,data out2,data out3: out std logic vector(15 downto 0)
                 -- f_s_out0,f_s_out1,f_s_out2,f_s_out3 : out std_logic_vector(3 downto 0);
                  dco out0,dco out1,dco out2,dco out3 : out std logic vector(3 downto 0)
      );
end gate_ic_a;
architecture gate level of gate ic a is
-- component listing
component Dec ic a is
   port(dec out : out std logic vector( 3 downto 0);
      ctrl dec : in std logic;
                 addr blk : in std logic vector(1 downto 0)
                 );
end component;
component prl behav is
  Port (clk,rst : in std logic;
      d0,d1,d2,d3 : in std logic;
      q0,q1,q2,q3: in std logic vector(4 downto 0);
                  sub flg : out std logic vector ( 3 downto 0)
      );
end component;
-- memory array ----
type mem array is array (127 downto 0) of std logic vector(15 downto 0);
--signal list
signal d_sig0,d_sig1,d_sig2,d_sig3 : std logic vector(3 downto 0);
signal flg sig0,flg sig1,flg sig2,flg sig3: std logic vector( 3 downto 0);
signal memory : mem array;
signal flag decide0, flag decide1, flag decide2, flag decide3: std logic vector(3 downto 0);
signal flag wire: std logic vector(3 downto 0);
-- make qdep as signal
```

```
--signal qd00,qd01,qd02,qd03 : std logic vector( 3 downto 0);
```

-- signal list end here

begin

```
-- signals to ports if any
--f s out0 \le flg sig0;
--f s out1 \le flg sig1;
--f_s_out2 <= flg_sig2;
--f_s_out3 <= flg_sig3;
--dco_out0 <= d_sig0;
--dco out1 <= d sig1;
--dco out2 <= d sig2;
--dco_out3 <= d_sig3;
flag <= flag wire;
flag decide0 \le \text{flg sig}(0)&flg sig1(0)&flg sig2(0)&flg sig3(0);
flag_decide1 \le flg_sig0(1)&flg_sig1(1)&flg_sig2(1)&flg_sig3(1);
flag_decide2 \le flg_sig0(2)&flg_sig1(2)&flg_sig2(2)&flg_sig3(2);
flag decide3 <= flg sig0(3)&flg sig1(3)&flg sig2(3)&flg sig3(3);
-- port mapping
-- decoder instantiated 4 times
DEC0 : Dec_ic_a port map(dec_out => d_sig0,
                  \operatorname{ctrl} \operatorname{dec} \Longrightarrow \operatorname{ctrl}(0),
                               addr blk => addr bus(6 downto 5)
                    );
DEC1 : Dec ic a port map(dec out => d sig1,
                  \operatorname{ctrl} \operatorname{dec} \Longrightarrow \operatorname{ctrl}(1),
                               addr blk \Rightarrow addr bus(13 downto 12)
                    );
DEC2 : Dec_ic_a port map(dec_out => d_sig2,
                  \operatorname{ctrl} \operatorname{dec} \Longrightarrow \operatorname{ctrl}(2),
                               addr_blk => addr_bus(20 downto 19)
                    );
DEC3 : Dec ic a port map(dec out => d sig3,
                  ctrl dec => ctrl(3),
                                  addr blk => addr bus(27 downto 26)
                    ):
-- decoder instantiation ends ----
-- pr logic instantiation 4 times ----
PRL LOGIC0 : prl behav port map( clk \Rightarrow clk,
                      rst => rst,
```

);

-- extra logic to be added since all the prl_blks give output flag value ...

-- there would be conflict as to what the final value is

-- try and include it in a process ... so that flag value changes in accordance with the -- clk ..

flag_assign : process (clk,rst,flag_decide0,flag_decide1,flag_decide2,flag_decide3)

begin

```
if(rst = 1') then
flag wire <= "0000";
elsif (clk'event and clk ='0') then
case flag decide0 is
         when "0000" => flag wire(0) <= '0';
         when others \Rightarrow flag wire(0) \leq 1';
end case;
case flag_decide1 is
         when "0000" => flag wire(1) <= '0';
         when others \Rightarrow flag wire(1) \leq 1';
end case;
case flag decide2 is
         when "0000" => flag wire(2) <= '0';
         when others \Rightarrow flag wire(2) \leq 1';
end case;
case flag decide3 is
         when "0000" => flag wire(3) <= '0';
         when others \Rightarrow flag_wire(3) \leq 1';
```

end case;

end if;

end process flag_assign;

-- end of extra logic added ------

-- write about r_w logic, shall come along with flag thing ----

data_transfer : process(rst,data_in0,data_in1,data_in2,data_in3,flag_wire,rw,clk)

begin

```
if (rst ='1') then

--flag <= "0000";

data_out0 <=x"0000";

data_out1 <=x"0000";

data_out2 <=x"0000";

data_out3 <=x"0000";

-- making the memory array all zeroes

MEM : for i in 0 to 127 loop

memory(i)<=x"0000";
```

```
end loop MEM;
else
if (clk'event and clk ='1') then
if (flag wire(0) ='1')then
if (rw(0) = 1') then
        memory(conv integer(addr bus( 6 downto 0))) <= data in0;
elsif (rw(0)='0')then
        data_out0 <= memory(conv_integer(addr_bus( 6 downto 0)));</pre>
end if;
end if;
if (flag wire(1) ='1') then
if (rw(1) = 1') then
memory(conv integer(addr bus(13 downto 7))) <= data in1;
--data out1 <=(others =>'Z'); --commented later
else
data_out1 <= memory(conv_integer(addr_bus( 13 downto 7)));</pre>
end if;
end if;
if (flag wire(2) ='1') then
if (rw(2) = 1') then
memory(conv integer(addr bus( 20 downto 14))) <= data in2;
--data out2 <=(others =>'Z');
else
data_out2 <= memory(conv_integer(addr_bus(20 downto 14)));
end if;
end if;
if (flag wire(3) ='1') then
if (rw(3) = 1) then
memory(conv integer(addr bus( 27 downto 21))) <= data in3;
--data out3 <=(others =>'Z');
else
data out3 <= memory(conv integer(addr bus(27 downto 21)));
end if:
end if;
end if;
end if;
end process data_transfer;
```

end gate_level;

Module Name : dec_ic_a.vhd

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;

```
-- Uncomment the following lines to use the declarations that are
-- provided for instantiating Xilinx primitive components.
--library UNISIM:
--use UNISIM.VComponents.all;
entity dec ic a is
  Port (dec out : out std logic vector( 3 downto 0);
      ctrl dec : in std logic;
                 addr blk : in std logic vector(1 downto 0)
      );
end dec_ic_a;
architecture Behavioral of dec ic a is
signal ctrl bar,addr1 bar,addr0 bar : std logic;
begin
ctrl bar <= not ctrl_dec;
addr1 bar \leq not addr blk(1);
addr0 bar \leq not addr blk(0);
dec out(0) \le ctrl dec and addr1 bar and addr0 bar;
dec out(1) \le ctrl dec and addr1 bar and addr blk(0);
```

end Behavioral;

Module Name : prl_behav.vhd

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;

-- Uncomment the following lines to use the declarations that are

-- provided for instantiating Xilinx primitive components.

dec_out(2)<= ctrl_dec and addr_blk(1) and addr0_bar; dec_out(3)<= ctrl_dec and addr_blk(1) and addr_blk(0);</pre>

--library UNISIM;

--use UNISIM.VComponents.all;

architecture Behavioral of prl behav is

```
-- signal listing -----
signal d3d2d1d0 :std logic vector(3 downto 0);
```

--- end of signal list----

begin

```
-- process for the selection of proper PE ---
sel : process ( d0,d1,d2,d3,clk,rst)
variable max : std_logic_vector(4 downto 0);
begin
if (rst = '1') then
  sub_flg <= "0000";
else
if (clk'event and clk='0') then
  d3d2d1d0 \le d3\&d2\&d1\&d0;
 case d3d2d1d0 is
  when "0001" => sub_flg <= "0001";
  when "0010" => sub flg <= "0010";
  when "0100" => sub_flg <= "0100";
  when "1000" => sub_flg <= "1000";
  when "0011" =>
     max := q0;
           if((\max < q1)) and (\max = q1)) then
           max := q1;
           sub_flg <="0010";
           else
           sub flg <="0001";
           end if;
  when "0111" =>
     max := q0;
          if(max<=q1) then
           \max := q1;
            if(max<=q2) then
                 max := q2;
                 sub flg <="0100";
                 else
                 sub flg <="0010";
                 end if;
           else
           sub_flg <="0001";
           end if;
  when "0110" =>
     max := q1;
           if(max<=q2) then
           max := q2;
           sub_flg <="0100";
           else
           sub flg <="0010";
           end if;
  when "0101" =>
     max := q0;
           if(max<=q2)then
           max:=q2;
```

```
sub flg <="0100";
        else
        sub_flg <="0001";
        end if;
when "11111" =>
  max := q0;
        if(max<=q1) then
        max:=q1;
         if(max<=q2) then
              max:=q2;
                if(max<=q3) then
                max:=q3;
                sub_flg<="1000";
               else
               sub flg <="0100";
               end if;
              else
              sub_flg \ll 0010";
              end if;
        else
        sub flg <="0001";
        end if;
when "1110" =>
  max :=q1;
        if(max<=q2)then
        max:=q2;
         if(max<=q3) then
              max:=q3;
              sub_flg <="1000";
              else
              sub flg <="0100";
              end if;
        else
        sub flg <="0010";
        end if;
when "1010" =>
  max :=q1;
        if(max<=q3) then
        max:=q3;
        sub_flg <="1000";
        else
        sub flg <="0010";
        end if;
when "1001"=>
  max:=q0;
        if(max<=q3)then
        max:=q3;
        sub_flg<="1000";
        else
        sub_flg<="0001";
        end if;
```

```
when "1101" =>
     max := q0;
          if(max<=q2)then
          max:=q2;
            if(max<=q3) then
                 max:=q3;
                 sub_flg<="1000";
                 else
                 sub_flg<="0100";
                 end if;
          else
          sub flg<="0001";
          end if;
  when "1100" =>
     max := q2;
          if(max<=q3) then
          max:=q3;
          sub_flg <="1000";
          else
          sub_flg <="0100";
          end if;
  when "1011" =>
     max := q0;
          if(max<=q1)then
          max:=q1;
           if(max<=q3)then
                 max:=q3;
                 sub_flg <="1000";
                 else
                 sub_flg<="0010";
                 end if;
          else
          sub flg <="0001";
          end if;
  when others \Rightarrow sub_flg<="0000";
end case;
end if;
end if;
end process;
end Behavioral;
```

Module Name : multpe.vhd

```
-- Multiplier PE
```

```
-- Version 1.00
```

-- Coded by Kanchan, Sridhar

⁻⁻ synopsys translate_off

Library XilinxCoreLib; -- synopsys translate on

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; use IEEE.NUMERIC_STD.ALL;

entity multpe is

Port (mentl bus : in std logic vector(15 downto 0); Snd I: out std logic; clk : in std logic; rst : in std logic; Instr rdy : in std logic; Fin : out std logic; mdata bus : inout std_logic_vector(15 downto 0); bus req : out std logic; bus gnt : in std logic; multaddr : out std logic vector(7 downto 0);--Output address to shared dmem --r w : buffer std logic; r w : inout std logic; cbusout dbug : out std logic vector(7 downto 0); Iaddr bus dbug : out std logic vector(7 downto 0); --Iaddr dbug : out std logic vector(7 downto 0); R2out dbug : out std logic vector(7 downto 0); Imem bus dbug : out std logic vector(15 downto 0);

mux3out_dbg:out std_logic_vector(7 downto 0); ms3dbg:out std_logic_vector(1 downto 0); ms1dbg : out std_logic; ms2dbg : out std_logic; adderout_dbug : out std_logic_vector(7 downto 0); ms4dbg : out std_logic; lmd_dbg,lmr_dbg : out std_logic; ndout : out std_logic; multout_fin : out std_logic_vector(15 downto 0); tomultr_dbg:out std_logic_vector(7 downto 0); tomultd_dbg:out std_logic_vector(7 downto 0)

);

end multpe;

architecture Behavioral of multpe is

This file is owned and controlled by Xilinx and must be used
 solely for design, simulation, implementation and creation of

design files limited to Xilinx devices or technologies. Use ___ -with non-Xilinx devices or technologies is expressly prohibited and immediately terminates your license. ___ ___ XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" ___ SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR ___ XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE, OR INFORMATION ___ AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION --OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS ___ IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT, --AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE ___ FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY --WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE --IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR ___ REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF --INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ___ ---FOR A PARTICULAR PURPOSE. __ Xilinx products are not intended for use in life support ___ appliances, devices, or systems. Use in such applications are ___ expressly prohibited. ___ (c) Copyright 1995-2002 Xilinx, Inc. --All rights reserved. -component mult imem IS port (

port (
 addr: IN std_logic_VECTOR(2 downto 0);
 clk: IN std_logic;
 din: IN std_logic_VECTOR(15 downto 0);
 dout: OUT std_logic_VECTOR(15 downto 0);
 we: IN std_logic);

end component;

component add subber8 IS

PORT(A: IN std_logic_vector(7 DOWNTO 0); B: IN std_logic_vector(7 DOWNTO 0); C_IN: IN std_logic; C_OUT: OUT std_logic; ADD_SUB: IN std_logic; Q_OUT: OUT std_logic_vector(7 DOWNTO 0)); END component;

--All control signals for the various components used

--Control signals for the multiplexors used in the design signal ms0,ms1,ms2,ms4,ms5:std_logic; signal ms3:std_logic_vector(1 downto 0); --control signals for datalocations,reg R2 signal mldl1,mldl2,mldr2,lmr,lmd,lmar:std_logic; signal mlresult:std_logic; --output of data locations 1 and 2 signal mdloc1out,mdloc2out:std_logic_vector(7 downto 0); signal r2out:std_logic_vector(7 downto 0); signal mux3out,mux5out,mux0out,mux1out,adderout:std_logic_vector(7 downto 0); --output from controller to data locations signal cbusout:std_logic_vector(7 downto 0); signal mux4out:std_logic_vector(15 downto 0); -- signal added to supplement the mdatabus port ... signal mdata_sig : std_logic_vector(15 downto 0);

--outputs of multiplier and multiplicand registers

signal mrout,mdout:std_logic_vector(7 downto 0); --output from pipelined multiplier and output from result register signal multout,multrslt:std_logic_vector(15 downto 0);

--Core instruction memory signals signal inst_in,inst_out:Std_logic_vector(15 downto 0); signal imem_bus:std_logic_vector(15 downto 0);

--Adder signal that is not being used signal ci:std_logic; --signal iaddr:std_logic_vector(7 downto 0); signal iaddr_bus:std_logic_vector(7 downto 0); signal from_cntl : std_logic_vector(7 downto 0); signal rwmem:std_logic; type OP_state is (reset,Getop,Op1,Op2,Op3,Op4,Op5,Op6,Op7,Op8,Op9,Op10,Op11,Op12,Op13,Op14); signal OP : OP_state; signal delay : std_logic_vector(1 downto 0); --Need a 2 CC delay for multiplication to get over signal r2_rst : std_logic;

--Start the multiplication operation constant startmult : std_logic_vector(7 downto 0) := "11111111"; constant storemultdl : std_logic_vector(7 downto 0) := "10001000";

--Alias list starts here

alias toimem:std_logic_vector(2 downto 0) is iaddr_bus(2 downto 0); alias tomultr:std_logic_vector(7 downto 0) is mdata_bus(7 downto 0); alias tomultd:std_logic_vector(7 downto 0) is mux4out(7 downto 0); alias to_r2:std_logic_vector(7 downto 0) is imem_bus(7 downto 0);

begin
tomultr_dbg<=tomultr;
tomultd_dbg<=tomultd;
ms3dbg<=ms3;
ms2dbg<= ms2;
ms1dbg<= ms1;</pre>

ms4dbg<= ms4; lmd_dbg <= lmd; lmr_dbg<= lmr; mux3out_dbg<=mux3out; ndout<= ndsig; adderout_dbug <= adderout; multout_fin<= multrslt; -- added for debugging cbusout_dbug <= cbusout; --Iaddr_dbug <= laddr; iaddr_bus_dbug<=Iaddr_bus; R2out_dbug <= r2out; Imem_bus_dbug <= imem_bus; --Port maps and when else statements come here outside the process

addermap: add subber8

port
map(a=>r2out,b=>mux3out,c_in=>ci,c_out=>open,add_sub=>'1',q_out=>adderout);

multmap: mult port map(a=>mrout,b=>mdout,q=>multout,clk=>clk,newdata=>ndsig);

multimemmap:mult_imem port map(addr=>toimem,clk=>clk,din=>inst_in,dout=>inst_out,we=>rwmem);

--End port maps for components

--Mux functionality starts here imem_bus <=inst_out when rwmem = '0' else (others=>'Z');

mdata_bus<=multrslt when mlresult='1' else (others=>'Z'); --tomultr <= mdata_bus(7 downto 0) when lmr='1' else -- (others=>'z');

mux0out<= cbusout when ms0='0' else adderout when ms0='1'else (others=>'Z');

muxlout<= cbusout when ms1='0' else adderout when ms1='1'else (others=>'Z');

--Mux 2 output multaddr<= mdloc1out when ms2='0' else mdloc2out when ms2='1' else (others=>'Z');

mux3out<= mdloc1out when ms3="00" else mdloc2out when ms3="01" else iaddr_bus when ms3="10" else

(others=>'Z'); mux4out<= mdata bus when ms4='0' else imem bus when ms4='1' else (others=>'Z'); mux5out <= from cntl when ms5='0' else adderout when ms5='1' else (others=>'Z'); -- The main process that controls the functioning of the multiplier control:process(clk,rst,instr_rdy, bus_gnt, mcntl_bus,mdloc2out,Op,r2_rst,ndsig,delay) variable load delay, ld del2, del : boolean; --Start editing here begin if rst = '1' then $OP \leq reset;$ elsif (clk'event and clk = '1') then if Op = reset then snd $i \leq 1'$; del := false; fin <= '1'; ld del2 := false; bus req $\leq 0'$; rwmem <= '0'; r w <= '0'; lmr <= '0'; ms4 <= '0'; $ms1 \le '0';$ ms3 <= "00"; $ms0 \le '1';$ ms2<='0'; ms5 <= '0'; Ci <= '0'; mldr2<= '0'; lmd<= '0'; mldl1<= '0'; mldl2 <= '0'; load delay := false; mlresult $\leq 0'$; lmar<= '0'; r2 rst <= '1'; -- active high resets R2 delay <= "01"; ndsig<='0'; assert not(Op=reset) report "-----Reset State------" severity Note; $Op \leq GetOp;$

```
elsif Op = GetOp then --Id data loc 1
mld12 <= '0';
mldr2 <= '0';
bus_req <= '0';
mlresult <= '0';
```

```
lmar<= '0';
                          r2 rst <= '0';
                      if instr rdy = '1' then
                                  cbusout <= mcntl bus(7 downto 0);
                                  mldl1 <= '1';
                                  fin <= '0';
                                  ms0 <= '0';
                                  Snd i \le '1';
                                  Op \leq Op1;
                                           assert not(Op=GetOp) report "------Get Op------
-----" severity Note;
                          else
                                  OP \leq GetOp;
                          end if;
                 elsif Op = Op1 then
                      mldl1 <= '0';
                      r2 rst <= '0';
                      mldr2 <= '0'; lmd <= '0';
                      bus req \leq 0';
                      mlresult \leq 0';
                          if (instr rdy = '1' or load delay = true) then
                                  if mentl bus(15 downto 8) = storemultdl then --ld dl2
                                           assert not(Op=Op1) report "-----Op1:inside
storemultdl-----" severity Note;
                                           cbusout \le mcntl bus(7 downto 0);
                                           mldl2 \le '1';
                                           lmar \le '0';
                                           fin <= '0';
                                           ms1 \le '0';
                                           snd i \leq 1';
                                           Op \leq Op1;
                                  elsif mentl bus(15 downto 8) = startMult then --start multiplication
                                           if (load delay = false) then
        assert not(Op=Op1) report "------Op1:inside startMult------" severity Note;
                                             from cntl <= mcntl bus(7 downto 0); --ld instr loc
                                             mldl2 <= '0';
                                             ms5 <= '0';
                                             lmar <= '1';
                                             Snd I \leq 0';
                                             load delay := true;
                                             Op \leq Op1;
                                           elsif (load_delay = true) then
                                             lmar \leq 0';
                                             Op \leq Op2;
                                             load delay := false;
                                           end if;
                                  end if;
                          else
                                  Op <= Op1;
                          end if;
```

elsif Op = Op2 then --ld R2 with dl1 offset assert not(Op=Op2) report "------Op2:inside Op2------" severity Note; mldl2 <= '0'; --from Imem lmd <= '0'; mldl1 <= '0'; bus_req <= '0'; mlresult $\leq 0';$ lmar <= '0'; rwmem <= '0'; mldr2 <= '1'; r2 rst <= '0'; $Op \leq Op3;$ elsif Op = Op3 then --add offset to dl1 str in dl1 assert not(Op=Op3) report "------Op3:add ofset to dl1------" severity Note; mldl2 <= '0'; -- changes for dbugging --mldr2 <= '1'; $mldr2 \le '0';$ $lmd \le '0';$ bus_req <= '0'; mlresult $\leq 0'$; $lmar \le '0';$ Ci <= '0'; mldr2 <= '0'; mldl1 <= '1'; ms0 <= '1'; $ms3(0) \le 0';$ $ms3(1) \le '0';$ r2 rst <= '0'; $Op \leq Op4;$ elsif Op = Op4 then --Inc Iaddr if (ld del2 = false) then assert not(Op=Op4) report "-----Op4:Inc Addr-----" severity Note; mldl2 <= '0'; $mldr2 \le '0';$ $lmd \le '0';$ bus req $\leq 0'$; mlresult <= '0'; mldl1 <= '0'; ms3 <= "10"; ms5<='1'; ci <= '1'; lmar <= '1'; ld_del2 := true; r2 rst <= '1'; $Op \leq Op4;$

elsif (ld_del2 = true) then lmar <= '0'; Op <= Op5; ld_del2 := false; end if;

elsif Op = Op5 then --Check for 2nd dl assert not(Op=Op5) report "-----Op5:Check for dl2------" severity Note;

> $mldl2 \le '0';$ bus req $\leq 0'$; mldl1 <= '0'; mlresult $\leq 0'$; $lmar \le 0';$ if mdloc2out = "00000000" then --get divisor from IMEM rwmem <= '0'; lmr <= '0'; --put in R1 ms4 <= '1'; lmd <= '1'; $Op \leq Op9;$ else --get data from DMEM rwmem <= '0'; lmr <= '0'; --get offset to Dl2 mldr2 <='1'; lmd<='0'; Op <= Op6; end if;

elsif Op = Op7 then assert not(Op=Op7) report "------Op7:bus req state------" severity Note; mldr2 <= '0'; mldl1 <= '0'; mlresult <= '0'; lmar<= '0'; mldl2 <= '0'; ms2 <= '0'; bus_req <= '1'; R_W <= '0'; Ms4 <= '0'; Op <= Op8;

 $\begin{array}{rl} \mbox{elsif Op} = \mbox{Op} \mbox{ the dividend} \\ \mbox{assert not}(\mbox{Op}=\mbox{Op}9) \mbox{ report "-----Op}9:\mbox{ld multiplier}-----" \mbox{ severity Note;} \\ \mbox{mldl}2 <= '0'; \\ \mbox{mld}2 <= '0'; \\ \mbox{mld}11 <= '0'; \\ \mbox{mlresult} <= '0'; \\ \mbox{mlresult} <= '0'; \\ \mbox{ms}2 <= '0'; \\ \mbox{m$

elsif Op = Op10 then assert not(Op=Op10) report "------Op10:Bus grant=1------" severity Note; mld12 <= '0'; lmd <= '0'; mld11 <= '0'; mlresult <= '0'; lmar<= '0';

elsif Op = Op11 then --wait for result 20 CC's assert not(Op=Op11) report "------Op11:20 cc ruko------" severity Note; mldl2 <= '0'; $mldr2 \le '0';$ lmd <= '0'; bus req $\leq 0'$; mldl1 <= '0'; lmar<= '0'; lmr <= '0';ndsig<='1';--This signal tells the multiplier to process the inputs if delay = "10" then -- if rdy_sig ='1' then mlresult <= '1'; --r_w<='1';--added here not in original list bus_req<='1'; ndsig<='0'; $Op \leq Op12;$ else delay \leq delay(0 downto 0)&'0'; mlresult $\leq 0'$; Op <= Op11; end if;

elsif Op = Op12 then assert false report "-----Op12:use dl1/dl2 to store-----" severity Note;

```
--ndsig<='1';--added this while testing mult_icm module.Not there originally
      --ndsig<='1'; -- change made to check
      mldr2 <= '0';
      lmd <= '0';
mlresult \leq 1';
     lmar \le '0';
     -- R W <= '1';
     if mdloc2out = "00000000" then
                                         --use DL1 for store
              ms2<='0';
              mldl2 <= '0';
                                         --use DL2 for store
     else
              ms2 <= '1';
              mldl1 <= '0';
     end if;
     --Bus req <= '1';
```

Op <= Op13; elsif Op = Op13 then assert false report "------Op13:-----" severity Note; mldl2 <= '0'; $mldr2 \le '0';$ lmd <= '0'; mldl1 <= '0'; mlresult <= '1'; lmar<= '0'; Bus req $\leq 1'$; ndsig $\leq 0'$; if bus gnt = '1' then --Store Quotient in mem -- fin <= '1'; R_W<='1'; --bus req <= '0'; --Op <= reset; Op<=Op14; else Op <= Op13; end if; elsif Op=Op14 then assert false report "Op14 state " severity note; bus req<='0'; fin<='1'; R W<='0'; $r_w \ll 1'$; -- change made to c if correct value gets written ---Op<= reset;

end if; end if;

end process;

```
multiplierreg: process (clk, tomultr, rst, lmr)
         begin
                  if rst = 1' then
                            mrout \leq  (others=>'0');
                   elsif clk'event and clk='1' then
                            if lmr = '1' then
                                      mrout <= tomultr;
                            end if;
                   end if;
```

end process;

```
multiplicandreg: process (clk,rst,lmd,tomultd)
        begin
                  if rst = '1' then
                           mdout \le (others \ge '0');
                  elsif clk'event and clk='1' then
                           if lmd = '1' then
                                    mdout <= tomultd;
                           end if;
                  end if;
end process;
regr2:process(clk,r2 rst,to r2,mldr2)
        begin
                  if r2 rst='1' then
                           r2out \leq (others \geq 0');
                  elsif clk'event and clk='1' then
                           if mldr2='1' then
                                    r2out<=to r2;
                           end if;
                  end if;
end process;
dataloc1:process(clk,rst,mldl1,mux0out)
        begin
                  if rst='1' then
                           mdloc1out <=(others=>'0');
                  elsif clk'event and clk='1' then
                           if mldl1='1' then
                                    mdloc1out<=mux0out;
                           end if;
                  end if;
end process;
dataloc2:process(clk,rst,mldl2,mux1out)
        begin
                  if rst='1' then
                           mdloc2out <=(others=>'0');
                  elsif clk'event and clk='1' then
                           if mldl2='1' then
                                    mdloc2out<=mux1out;
                           end if;
                  end if;
end process;
Instmar:process(clk,rst,mux5out,lmar)
          begin
                  if rst='1' then
                           iaddr bus <=(others=>'0');
                  elsif clk'event and clk='1' then
                           if lmar='1' then
                                    iaddr bus<=mux5out;
                           end if;
```

end if;

end process;

```
reg_result: process (clk,rst,multout, mlresult)

begin

if rst ='1' then

multrslt <= (others=>'0');

elsif clk'event and clk='1' then

if mlresult = '1' then

multrslt <= multout;

end if;

end process;

end Behavioral;

Module Name : mult.vhd
```

```
--Multiplier version 1.0
```

```
--Date: 02/27/2004
```

```
-----
```

```
--Explanation of signals
```

--a and b are 8 bit inputs(unsigned) and can be thought of as the muliplier and --multiplicand. They produce an output which can be max 16 bits

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

```
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.NUMERIC_STD.ALL;
entity mult is
```

```
Port ( a : in std_logic_vector(7 downto 0);
b : in std_logic_vector(7 downto 0);
q : out std_logic_vector(15 downto 0);
clk:in std_logic;
newdata : in std_logic);
```

```
end mult;
```

```
architecture Behavioral of mult is

--signal listings here

signal qsig: std_logic_vector(15 downto 0);

begin

q<=qsig;

multiply: process(clk,newdata,a,b) is

begin

if (clk'event and clk='1') then

if (newdata='1') then

qsig<=a*b;--Multiply the inputs

else

qsig<=qsig;--Latch on to the values
```

```
end if;
```

end if; end process; end Behavioral;

Module Name : mult_imem.xco (Xilinx IP Core)

This file is owned and controlled by Xilinx and must be used ----solely for design, simulation, implementation and creation of design files limited to Xilinx devices or technologies. Use -with non-Xilinx devices or technologies is expressly prohibited -and immediately terminates your license. ___ XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR ___ XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE, OR INFORMATION ___ AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION __ OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS ___ IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT, --AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY __ WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE __ IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR --REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF ___ INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. ___ Xilinx products are not intended for use in life support __ __ appliances, devices, or systems. Use in such applications are expressly prohibited. __ (c) Copyright 1995-2003 Xilinx, Inc. --All rights reserved. ___ -- You must compile the wrapper file mult imem.vhd when simulating -- the core, mult imem. When compiling the wrapper file, be sure to -- reference the XilinxCoreLib VHDL simulation library. For detailed -- instructions, please refer to the "CORE Generator Guide". -- The synopsys directives "translate off/translate on" specified -- below are supported by XST, FPGA Compiler II, Mentor Graphics and Synplicity -- synthesis tools. Ensure they are correct for your synthesis tool(s). -- synopsys translate off LIBRARY ieee; USE ieee.std logic 1164.ALL; Library XilinxCoreLib: ENTITY mult_imem IS port (addr: IN std logic VECTOR(2 downto 0); clk: IN std logic; din: IN std logic VECTOR(15 downto 0); dout: OUT std logic VECTOR(15 downto 0); we: IN std logic);

END mult imem;

ARCHITECTURE mult imem a OF mult imem IS

component wrapped mult imem port (addr: IN std logic VECTOR(2 downto 0); clk: IN std logic; din: IN std logic VECTOR(15 downto 0); dout: OUT std logic VECTOR(15 downto 0); we: IN std logic); end component;

-- Configuration specification

for all : wrapped mult imem use entity XilinxCoreLib.blkmemsp v5 0(behavioral) generic map(

```
c_sinit_value => "0",
c reg inputs \Rightarrow 0,
c yclk is rising => 1,
c has_en \Rightarrow 0,
c ysinit is high => 1,
c ywe is high \Rightarrow 1,
c ytop addr \Rightarrow "1024",
c yprimitive type = "16kx1",
c yhierarchy = "hierarchy1",
c has rdy \Rightarrow 0,
c has limit data pitch \Rightarrow 0,
c write mode \Rightarrow 0,
c width \Rightarrow 16,
c yuse single primitive => 0,
c has nd \Rightarrow 0,
c_enable_rlocs \Rightarrow 0,
c has we \Rightarrow 1,
c has rfd \Rightarrow 0,
c has din \Rightarrow 1,
c ybottom addr = "0",
c pipe stages \Rightarrow 0,
c yen is high \Rightarrow 1,
c depth => 8,
c has default data => 0,
c limit data pitch => 18,
c has sinit => 0,
c mem init file => "mult imem.mif",
c default data = "0",
c ymake bmm \Rightarrow 0,
c addr width \Rightarrow 3);
```

BEGIN

U0: wrapped mult imem port map (addr => addr,clk => clk, din => din, dout => dout, we => we);

END mult_imem_a;

-- synopsys translate_on

Module Name : pe.vhd

```
--The IEEE standard 1164 package, declares std logic, rising edge(),
--etc.
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std logic unsigned.all;
entity PE is
 port (Data Bus : inout std logic vector(15 downto 0);
     R W: out std logic;
     Cntl bus : in std logic vector(15 downto 0);
           RST, ODR, IDV : in std logic;
           clk, Bus grant : in std logic;
           CInstr rdy : in std logic;
           inpt : in std_logic_vector(15 downto 0);
           Bus req, Snd Instr, Fin : out std logic;
           Addr : out std logic vector(7 downto 0);
           Rq inpt, Rq outpt : out std logic;
           STOPLOOP : out std logic;
           -- added for dbugging
           R3 out dbug : out std logic vector(15 downto 0);
           shft out dbug : out std logic vector( 15 downto 0 );
                  dbug st pe : out std logic vector( 3 downto 0);
                  tmp4_dbug : out std_logic_vector(15 downto 0);
                  m5outdbg: out std logic vector(15 downto 0);
                  R0 out dbug : out std logic vector(15 downto 0);
                  tmp3_dbug: out std_logic_vector(2 downto 0);
                  tmp2 dbug: out std logic vector(1 downto 0);
                  tmp1 dbug: out std logic vector(1 downto 0)
                  tmp44_dbug: out std_logic_vector(4 downto 0)
         tmp5 dbug: out std logic vector(3 downto 0)
                  count out pe : out std logic vector (7 downto 0)
                 -- tmp6 dbug: out std logic vector(1 downto 0)
         );
end PE;
Architecture pe arch of pe is
component Reg_B_in is
port( din: in std_logic_vector(15 downto 0);
                                                    -- data from data bus
                 dout:out std logic vector(15 downto 0);
                                                             -- register output
                 clk: in std_logic;
                 rst: in std logic;
Asynch Reset
                 ctrlreg: in std logic
        -- Control signal
         );
end component;
```

component Controller2 is

-- clk
port (reset, clk, Int Pend : in std logic; Z, S, V, IDV, ODR : in std logic; IR : in std logic vector(15 downto 12); Int rdy, B grnt : in std logic; CE, R W, LMDR1, LMDR0 : out std logic; LMAR, LV, LZ, LS : out std logic; S0, S1, S2, S3, S4 : out std logic; S5, S6, S7, S8, S9 : out std logic; S10, LR5, Snd Inst, B req : out std logic; Ci, LPC, INC PC, S11 : out std logic; LIR0, LIR1, LR4 : out std logic; Clr dec, Ld dec : out std logic; Req inpt, Req otpt : out std logic; STOPLOOP : out std logic; dbug st : out std logic vector(3 downto 0); m5ctrl : out std logic; count out : out std logic vector (7 downto 0); decide: out std logic);

end component;

component mem 1 is port (data bus : inout std logic vector(15 downto 0); Idata bus : inout std logic vector(15 downto 0); clk, rst, CE: in std logic; LMAR : in std logic; LMDR1, LMDR0 : in std logic; Addr : in std logic vector(7 downto 0); mux16 : in std logic vector(15 downto 0); Fin, sel Ibus : out std logic; MAddr out : out std logic vector(7 downto 0)); end component;

```
component mux16 4x1
        Port (line out : out std logic vector(15 downto 0);
                 Sel : in std logic vector(1 downto 0);
                 line in3,line in2,line in1,line in0 : in std logic vector(15 downto
0));
end component;
```

```
component mux16 5x1
        Port (line out : out std logic vector(15 downto 0);
            Sel : in std logic vector(2 downto 0);
            line in4,line in3,line in2,line in1,line in0 : in
std logic vector(15 downto 0));
end component;
```

component mux8 4x1 Port (line out : out std logic vector(7 downto 0); Sel : in std logic vector(1 downto 0); line in3,line in2,line in1,line in0 : in std logic vector(7 downto

```
end component;
component PC
        Port (q out : buffer std logic vector(7 downto 0);
                 --q out : inout std logic vector(7 downto 0);
                 clk, clr : in std logic;
                 D : in std logic vector(7 downto 0);
                 load, inc : in std logic);
end component;
component REGS
        port (q_out : buffer std_logic_vector(15 downto 0);
                  --q out : inout std logic vector(15 downto 0);
            clk, clr : in std logic;
            D : in std logic vector(15 downto 0);
            Load : in std logic);
End component;
component Shifter 16
        port(ALU_out : in std_logic_vector(15 downto 0);
           Sel : in std logic vector(1 downto 0);
           Shf out : out std logic vector(15 downto 0)) ;
End component;
component ALU
        port(a, b : in std logic vector(15 downto 0);
           S8, S7, Cntl I: in std logic;
           C out : out std logic;
           Result : out std logic vector(15 downto 0)) ;
End component;
```

```
component mux16bit 2x1 is
        Port (line out : out std logic vector(15 downto 0);
                          Sel : in std logic:
                          line in1,line in0 : in std logic vector(15 downto 0));
end component;
```

Signal PC out,MAR val : std logic vector(7 downto 0); signal PC VAL: std logic vector(7 downto 0); Signal R4 out, IR0 70, IR1 70, IR1 158 : std logic vector(7 downto 0); signal R0_out, R1_out, R2_out, R3_out: std_logic_vector(15 downto 0); signal shft out, Alu out, MDR val: std logic vector(15 downto 0); signal Alu in : std logic vector(15 downto 0); signal Inpt Sel, Dec Sel : std logic vector(1 downto 0); signal IR 1512: std logic vector(15 downto 12); signal Co, Ci : std logic; signal reg, Reg0_en, Reg1_en, Reg2_en, Reg3_en : std_logic; signal Vo, So, Zo : std logic; signal CE, R W1 : std logic; signal LMDR1, LMDR0, LMAR : std logic;

```
signal LPC, INC PC, LIR0, LIR1 : std logic;
signal S9, S8, S7, S6 : std logic;
signal LR4:std logic;
signal S5, S4, S3, S2, S1, S0 : std logic;
signal V, S, Z, LV, LS, LZ : std logic;
signal temp1, temp2, val2 : std logic vector(1 downto 0);
signal temp4, sixteen0, val1, B in : std logic vector(15 downto 0);
-- added for debugging
signal val11 : std logic vector(15 downto 0);
signal Clr dec, Ld dec, one0, Instr rdy : std logic;
signal eight0, R5 out, mem addr out : std logic vector(7 downto 0);
signal LR5, sel Ibus : std logic;
signal S10,S11: std logic;
signal Instr bus, Idata bus : std logic vector(15 downto 0);
signal temp3 : std logic vector(2 downto 0);
signal m5out:std logic vector(15 downto 0);
signal m5ctrl:Std logic;
signal temp44 : std logic vector( 4 downto 0);
signal temp5 : std logic vector ( 3 downto 0);
signal count_out : std_logic_vector( 7 downto 0);
signal bus req pe : std logic;
signal dout bin: std logic vector(15 downto 0);-- Data ouput of the Register Reg Bin
signal decide : std logic; -- Control for the register Reg Bin before ALU mux
signal R5mod: std logic vector(15 downto 0);
begin
-- added for dbugging
R5mod \le eight0\&R5 out;
tmp1 dbug \leq temp1;
tmp2 dbug \leq temp2;
tmp3 dbug <= temp3;
R3_out_dbug <= R3_out;
R0 out dbug \leq R0 out;
shft out dbug <= shft out;
tmp4 dbug \leq temp4;
m5outdbg<=m5out:
count out pe <= count out;
---
sixteen0 <= "0000000000000000":
eight0 <= "00000000";
one 0 \le 0':
temp1 <= S9&S4;
temp2 <= S3&S2;
temp3 <= S11&S1&S0;
IR 1512 \le \text{temp4}(15 \text{ downto } 12);
Dec Sel \leq temp4(11 downto 10);
Inpt Sel \leq temp4(9 downto 8);
IR0 70 \leq temp4(7 downto 0);
-- added ports for viewing the control signals -----
temp44 <= s10&s8&s7&s6&s5;
temp5 <= LMDR1&LMDR0&LMAR&LPC;
--temp6 \leq R W& B req;
```

```
tmp44_dbug <= temp44;
```

tmp5_dbug <= temp5; --tmp6_dbug <= temp6; Vo <= V; So <= S; Zo <= Z; -- added for debugging assignment to a signal -----bus req <= bus req pe;</pre>

Status: process (clk) Begin If (clk'event and clk='0') then if Alu out = "000000000000000" then Z <= '1'; else Z <= '0'; end if; $S \leq Alu out(15);$ V <= (Co xor Ci); End if; End process; --B in \leq eight0&R5 out when S10 = '1' else --new mux for immediate ops --Data bus; ----- change #1 to bring out correct values at the other input of the ALU --B in \leq eight0&R5 out when S10 = '1' else --new mux for immediate ops Data bus when S10 = 0';-- else --RegBin_mux: mux16bit_2x1 port map(line_out => B in,Sel => S10, line in0 => dout bin, line in1 =>R5mod); RegBin: Reg B in port map(clk=> clk, rst => rst, din => data bus, dout => dout bin,ctrlreg => decide): M1: mux8 4x1 port map(PC val,temp1,eight0,R4 out,IR1 158,IR0 70); M2: mux8 4x1 port map(MAR val,temp2,R3 out(7 downto 0),IR1 70,IR0 70,PC out); M3: mux16 5x1 port map(MDR val,temp3,Instr Bus,sixteen0,shft out,Alu in,inpt); M4: mux16 4x1 port map(Alu in,Inpt Sel,R3 out,R2 out,R1 out,R0 out); M5 : mux16bit 2x1 port map(m5out,m5ctrl,shft out,temp4); P1: PC port map(PC out, clk, RST, PC val, LPC, INC PC); R5: PC port map(R5 out, clk, RST, IR0 70, LR5, one0); R4: PC port map(R4 out, clk, one0, PC out, LR4,one0); --modified needed 8 bit reg --R0: REGS port map(R0 out, clk, one0, shft out, Reg0 en); R0: REGS port map(R0 out, clk, RST, shft out, Reg0 en); --R1: REGS port map(R1 out, clk, one0, shft out, Reg1 en); --R2: REGS port map(R2 out, clk, one0, shft out, Reg2 en); --R3: REGS port map(R3 out, clk, one0, m5out, Reg3 en); R1: REGS port map(R1 out, clk, RST, shft out, Reg1 en); R2: REGS port map(R2 out, clk, RST, shft out, Reg2 en);

R3: REGS port map(R3_	out, clk, RST, m5out, Reg3_	en);
Get input from Controll	er or Instr. Mem	
Instr_Bus <= IData_bus w Cntl_bus w (others=>'0');	hen sel_Ibus = '1' else hen sel_Ibus = '0' else	added to fix bus conflicts
Ir0: REGS port map(tem	p4, clk, one0, Instr_Bus, LIF	R0);
Ir0: REGS port map(temp	4, clk, RST, Instr_Bus, LIR0);
option 1 : considering th commenting the val1 w	at the IR1 is not used at all hich caused the buffer proble	em.
val1 <= IR1_158&IR1_' added for dbugging val11<= val1; Ir1: REGS port map(val)	70; 11, clk, one0, Instr_Bus, LIR	1);
val2 <= s6&s5 SH1: Shifter_16 port map	(Alu_out, val2, shft_out);	
A1: ALU port map(Alu_in	n, B_in, S8, S7, Ci, Co, Alu_	out);
R_W <= R_W1; Addr <= mem_addr_out; Mem1: mem_1 port map(1 LMAR,LMDR1,LMDR0, MAR	sent to DMEM sent to DMEM DATA_bus, IData_bus, clk, I _val,Mdr_val, FIN, sel_Ibus	RST, CE, , mem_addr_out);
This provides Control fo Instr_Rdy <= CInstr_Rdy (PC_out="00000001") '1';	or getting instructions from P when ((PC_out="00000000" or (PC_out="0000	PE Controller) or 0010")) else
C1: Controller2 port map(RST, clk, one0, Zo, So, Vo, IDV, ODR, IR_1512, Instr_Rdy, Bus_grant,		
S7,	CE, R_WI, LMDRI,LMDF	R0, LMAR,LV, LZ, LS, S0, S1, S2, S3, S4, S5, S6,
LIR1,	S8, S9, S10, LK5, Snd_Inst	r, bus_req_pe, CI, LPC, INC_PC, SII, LIKU,
STOPLOOP,dbug_st_pe,r decide);	LR4, CIr_dec, Ld_dec, Rq_ n5ctrl,count_out,decide =>	inpt, Kq_outpt,
Decoder: process (clk, Clr begin	_dec)	
if (clk'event and c if (Clr_dec = '1' Reg3_er	:!k='1') then) then n <='0'; Reg2_en <='0';	

```
Reg1 en<='0'; Reg0 en <='0';
          elsif (Ld dec='1') then
             case (Dec Sel) is
                    when "11" => Reg3 en <='1';
                                    Reg2 en \leq 0';
                                    Reg1 en <='0';
                                    Reg0 en <='0';
                    When "10" => Reg3 en <='0';
                                    Reg2 en <='1';
                                    Reg1 en <='0';
                                    Reg0 en \leq ='0';
                    When "01" => \text{Reg3} en <='0';
                                    \operatorname{Reg2} en <='0';
                                    Reg1_en <='1';
                                    Reg0_en <='0';
                    When "00" => \text{Reg3} en <='0';
                                    Reg2 en \leq 0';
                                    Reg1 en <='0';
                                    Reg0_en <='1';
                    When others => null;
             End case;
     End if;
  End if;
End process;
End architecture;
```

Module Name : aluv.vhd

library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all;

End entity;

Architecture alu_arch of alu is

signal sel : std_logic_vector(2 downto 0);

component add subber16

port (A: IN std_logic_VECTOR(15 downto 0); B: IN std_logic_VECTOR(15 downto 0); C_IN: IN std_logic; C_OUT: OUT std_logic; ADD_SUB: IN std_logic; Q_OUT: OUT std_logic_VECTOR(15 downto 0)); end component; signal as out : std logic vector(15 downto 0); signal asC out, A S : std logic; signal carryI : std logic; begin $sel \le S8\&S7\&Cntl i;$ ad sb: add subber16 port map $(\overline{A} \Rightarrow a, \overline{B} \Rightarrow b, \overline{C} \text{ IN} \Rightarrow \text{CarryI}, \overline{C} \text{ OUT} \Rightarrow asC \text{ out,ADD SUB} \Rightarrow A S, \overline{Q} \text{ OUT} \Rightarrow as out);$ ops: process (sel, a, b, as out, asC out) begin case (sel) is when "000" => result <= a or b; C out $\leq 0'$; CarryI $\leq 0'$; A_S <= '1'; When "001" \Rightarrow result \leq a or b; C out <= '0'; CarryI <= '0'; A_S <= '1'; When "100" = A S <= '1';--add op result <= as out; C out $\leq asC$ out; $CarryI \leq 0';$ When "101" \Rightarrow A S <= '0'; --sub op result <= as out; C out $\leq asC$ out; CarryI $\leq ='0'$; When "010" \Rightarrow result \leq b; --pass through C out $\leq='0'$; CarryI $\leq='0'$; A S <= '1'; When "011" \Rightarrow result \leq b; --pass through C out <='0'; CarryI <='0'; A S <= '1'; When "110" \Rightarrow result \leq a and b; C out <= '0'; Carry I <= '0'; A $S \le 1';$ When "111" \Rightarrow result \leq as out; --Increment op C out $\leq asC$ out; A S <= '1'; CarryI <='1'; When others \Rightarrow null; End case; End process;

End architecture;

Module Name : addsub16_synthable.vhd

LIBRARY IEEE; USE IEEE.std_logic_1164.ALL; USE IEEE.std_logic_unsigned.ALL; --use ieee.std_logic_arith.all;

ENTITY add_subber16 IS

```
PORT(
   A: IN std logic vector(15 DOWNTO 0);
   B: IN std logic vector(15 DOWNTO 0);
   C IN: IN std logic;
   C OUT: OUT std logic;
   ADD SUB: IN std logic;
   Q_OUT: OUT std_logic_vector(15 DOWNTO 0));
END add subber16;
ARCHITECTURE sim OF add subber16 IS
   SIGNAL S: std logic vector(15 DOWNTO 0);
   SIGNAL S1: std logic vector(15 DOWNTO 0);
   SIGNAL AA: std logic vector(15 DOWNTO 0);
   SIGNAL C: std logic vector(16 DOWNTO 0);
   SIGNAL T: std logic vector(15 DOWNTO 0);
BEGIN
Q OUT \leq S;
PROCESS(A,B,C_IN,ADD_SUB,C,T,AA,S1,S)
begin
if ADD SUB='1' THEN
                  C(0) \le C IN;
                  for i in 0 to 15 loop
                           S(i) \le A(i) \text{ xor } B(i) \text{ xor } C(i);
                           C(i+1) \le (A(i) \text{ and } B(i)) \text{ or } (A(i) \text{ and } C(i)) \text{ or } (B(i) \text{ and } C(i));
                  end loop;
                  C OUT <= C(16);
else
                  T<=NOT (B+C IN);
                  AA \le A+1;
                  C(0) \le C in;
                  for i in 0 to 15 loop
                           S1(i) \leq AA(i) \text{ xor } T(i) \text{ xor } C(i);
                           C(i+1) \le (AA(i) \text{ and } T(i)) \text{ or } (AA(i) \text{ and } C(i)) \text{ or } (T(i) \text{ and } C(i));
                  end loop;
                  --C OUT <= NOT C(16);
                  C OUT <= C(16);
                  if C(16) = '0'
                  then
                  --if s1(15) = '1' and A(15) = '0' then
                           s \le (not s1) + 1;
                  else s \leq s1;
                  end if;
end if;
end process;
END sim:
```

Module Name : controller.vhd

--The IEEE standard 1164 package, declares std_logic, rising_edge(), etc. library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all;

use IEEE.std logic unsigned.all; entity Controller2 is port (reset, clk, Int Pend : in std logic; Z, S, V, IDV, ODR : in std logic; IR : in std logic vector(15 downto 12); Int rdy, B grnt : in std logic; CE, R W, LMDR1, LMDR0 : out std logic; LMAR, LV, LZ, LS : out std logic; S0, S1, S2, S3, S4 : out std logic; S5, S6, S7, S8, S9 : out std logic; S10, LR5, Snd Inst, B req : out std logic; Ci, LPC, INC PC, S11 : out std logic; LIR0, LIR1, LR4 : out std logic; Clr dec, Ld dec : out std logic; Req Inpt, Req Otpt : out std logic; STOPLOOP: out std logic; dbug st : out std logic vector(3 downto 0); m5ctrl : out std logic; count out : out std logic vector (7 downto 0); decide : out std logic); End controller2; Architecture cont arch of controller2 is Type state type is (RST, InstF, ID, OP0, OP1, OP2, OP3, OP4, OP5, OP6, OP7, OP8, OP9, OP10, OP11, OP12, OP13); Signal STATE : state type; Signal count : std logic vector(7 downto 0); --shift reg for internal states signal dbug st sig : std logic vector(3 downto 0); -- added for checking the states begin contl: process (clk, reset) begin if (reset='1') then STATE<=RST; elsif (clk'event and clk='1') then if (STATE=RST) then dbug st sig \leq "1111"; Snd Inst $\leq 0'$; $LMDR1 \le '1'; LMDR0 \le '1'; B req \le 0';$ $CE \le 0': R W \le 0': Count \le 00000001'':$ LMAR<='0'; LV<='0'; LZ<='0'; LS<='0'; S0<='0'; S1<='0'; S2<='0'; S3<='0'; S4<='0'; S5<='0'; S6<='0'; S7<='0'; S8<='0'; S9<='0'; Ci<='0'; LR4<='0'; LIR0<='0'; LIR1<='0'; Clr dec $\leq 1'$; Ld dec $\leq 0'$; S11 $\leq 0'$; INC PC<='0'; LPC<='0'; STATE <= InstF; S10 <= '0'; LR5 <= '0'; req inpt $\leq 0'$; req otpt $\leq 0'$; STOPLOOP <= '0':decide <= '0': m5ctrl <='0'; -- send shiftout to M5 elsif (STATE=InstF) then dbug st sig \leq "1110"; $m5ctrl \leq 0';$ decide <='0': LMDR1<='0'; LMDR0<='0'; S11 <= '0'; LR5 <= '0'; S10 <='0'; Ci <='0'; Ld dec $\leq='0'$; S0 $\leq='1'$; B req $\leq='0'$;

```
LPC <= '0'; INC PC<='0'; LMAR<='0';
req inpt \leq 0'; req otpt \leq 0';
     CE<='0'; LIR0<='0'; LIR1<='0'; R W <='0'; --added R W part here
   STOPLOOP \leq 0';
         if ((Int Pend='1')or (Count="00000010")) then
        if (Count="00000001") then
         LR4 <= '1';Clr dec<='1';
         Count \le Count(6 \text{ downto } 0)\&'0';
         STATE<=InstF;
        elsif (Count="00000010") then
         LPC <= '1'; S4 <= '1'; S9 <= '1'; LR4 <= '0';
         Count<=Count(6 downto 0)&'0'; STATE <= InstF;
        End if;
     elsif ((Int Pend='0')or(Count="00000100")) then
        LMAR \le '1'; Clr dec \le '1';
        S2 \le 0'; S3 \le 0'; Snd Inst \le 1';
        STATE \leq ID;
        if (Count="00000100") then
 Count \le "00"\&Count(7 downto 2);
        End if:
    End if;
elsif (STATE=ID) then
  dbug st sig \leq = "1101";
    if (Count="00000001") then
           if Int rdy = '1' then --check to see if Instr ready
            LR4<='0'; LPC<='0'; LMAR<='0';
        CE \le 1'; R W <='0'; Clr dec <= '0';
        S10 \le 0'; Snd Inst \le 0';
        LMDR1 <='1'; LMDR0<='0'; -- mdr output is mux16
   S11 \le 1'; S0 \le 0'; S1 \le 0'; -- mux output is instr bus
        -- added m5ctrl signal to select IR0
  -- m5ctrl <='0';
        INC PC \leq='1'; B req \leq='0';
        req inpt <= '0'; req otpt <= '0';
        Count \leq Count(6 \text{ downto } 0)\&'0';
   STATE \leq ID:
  else
   Count <= Count;
   STATE <= ID:
  end if:
elsif (Count="00000010") then
    INC PC <= '0'; CE <= '0';
   LIR0<='1'; -- instruction loaded in the IR0
 LMDR1 <= '1'; LMDR0 <= '1'; --hold MDR memory
    Count \leq Count(6 downto 0)&'0';
    STATE \leq ID;
elsif (Count="00000100") then
   case (IR) is
                             --decode opcode
        when "0000" => STATE <= OP0;
        when "0001" \Rightarrow STATE \Rightarrow OP1;
        when "0010" \Rightarrow STATE \leq OP2;
        when "0011" => STATE <= OP3;
        when "0100" \Rightarrow STATE \leq OP4;
        when "0101" => STATE <= OP5;
        when "0110" => STATE <= OP6;
        when "0111" => STATE <= OP7;
```

```
when "1000" => STATE <= OP8;
       when "1001" \Rightarrow STATE \Rightarrow OP9;
       when "1010" => STATE <= OP10;
  when "1011" => STATE <= OP11;
  when "1100" => STATE <= OP12;
                       when "1101" => STATE <= OP13;
       when others => STATE <= RST; --error has occurred RST
     end case;
 Count <= "00"&Count(7 downto 2); LIR0 <= '0';
End if:
elsif (STATE=OP0) then
dbug st sig \leq 0000";
   if (Count="00000001") then
     S10 <= '0'; S11 <= '0';
     req inpt \leq 1'; req otpt \leq 0'; --signal input wanted
     if (IDV='0') then
   STATE <= OP0; Count <= Count;
     else
        STATE <= OP0;
        Count \leq Count(6 downto 0)&'0';
     End if;
   elsif (Count="00000010") then
       req inpt \leq 0'; req otpt \leq 0';
       LMDR1<='1'; LMDR0 <='0';
       LMAR<='1'; S2<='1'; S0<='0';
       S3<='1'; S1<='0'; B req <= '1';
       Count \leq Count(6 \text{ downto } 0)\&'0';
       STATE \leq OP0;
   elsif (Count="00000100") then
       if B grnt = '1' then --check bus access
        LMDR1<='0'; LMDR0<='1';
        LMAR<='0';
        CE <='1'; R W<='1';
        Count <= "00"&Count(7 downto 2);
        STATE \leq InstF;
       else
        Count \leq Count;
        STATE <= OP0:
       end if:
   end if;
elsif (STATE=OP1) then
dbug st sig \leq "0001";
   if (Count = "00000001") then
       LMAR <= '1'; S2<='1'; S3<='1';
       S10 <= '0'; B req <= '0'; S11 <= '0';
       Count \leq Count(6 \text{ downto } 0)\&'0';
       STATE \leq OP1;
   elsif(Count = "00000010") then
   LMAR \leq 0'; B req \leq 1';
   Count \leq Count(6 downto 0)&'0';
       STATE \leq OP1;
   elsif(Count = "00000100") then
       if B grnt = '1' then --check bus access
        CE <='1'; R W<='0'; Ld dec <='1';
        LMDR1<='0'; LMDR0<='0'; decide <= '1';
```

```
LMAR <= '0';
         Count \leq Count(6 \text{ downto } 0)\&'0';
         STATE<=OP1;
       else
         Count <= Count;
         STATE \leq OP1;
       end if;
    elsif(Count = "00001000") then
       CE <='0'; LMDR0<='1'; B req <='0';
       S8<='1'; S7<='0'; Ci<='0';
       1d dec \le '0'; clr dec \le '1';
       Count \le "000"\&Count(7 downto 3);
       STATE \leq InstF;
    End if:
elsif (STATE=OP2) then
dbug st sig \leq 0010";
    if (Count = "00000001") then
       LMAR<='1'; S2<='1'; S3<='1';
       LMDR1<='1'; LMDR0<='0'; B req <= '1';
       S0<='1'; S1<='0'; S10 <= '0';
       Count <= Count(6 downto 0)&'0';
       STATE <= OP2; S11 <= '0';
    elsif (Count="00000010") then
       if B grnt = '1' then
        LMAR <= '0'; LMDR1<='0'; LMDR0<='1';
        CE<='1'; R W <= '1';
         Count \leq 0 (Count(7 \text{ downto } 1));
         STATE \leq InstF;
       else
         Count <= Count;
         STATE \leq OP2;
       end if;
    end if;
elsif (STATE=OP3) then
dbug st sig \leq 0011";
    LPC <= '1'; S4 <= '0'; S9<='0';
    S10 \le 0'; B req \le 0';
    STATE \leq InstF; S11 \leq '0';
elsif (STATE=OP4) then
dbug st sig \leq 0100";
    if (Count="00000001") then
      LMAR <= '1'; S2<='1'; S3<='1';
          S10 <= '0'; B req <= '0'; S11 <= '0';
          Count \leq Count(6 downto 0)&'0';
      STATE \leq OP4;
    elsif (Count="00000010") then
      LMAR \leq 0'; B reg \leq 1';
      Count <= Count(6 downto 0)&'0';
      STATE \leq OP4;
    elsif(Count = "00000100") then
      if B grnt = '1' then
       LMAR<='0'; --Ld dec <='1';
       LMDR1 <='0'; LMDR0 <= '0'; --place in MDR
       CE <= '1'; R W<='0'; S8<='0'; S7<='1';
       Ci<='0'; S5 <= '0'; S6<='0';
       Count \leq Count(6 downto 0)&'0';
```

```
STATE <= OP4;
        else
         Count <= Count;
         STATE \leq OP4;
        end if:
      elsif (Count="00001000") then
         CE <= '0'; --Ld dec <= '0';
         LMDR0 <= '1'; S8 <= '1'; S7 <= '0';
         Ci \leq '1'; --subtract
         --LMAR <= '1';
         S2<='0'; S3<='0'; B_req <= '0';
         Count \leq Count(6 downto 0)&'0';
         STATE \leq OP4;
      elsif (Count="00010000") then
         if ((S \text{ xor } V)='0') then
                LMDR0 \le '0';
            LPC<='1'; S4<='0'; S9<='0';
            Count <= "0000"&Count(7 downto 4);
            STATE \leq InstF;
        else
      Count <= "0000"&Count(7 downto 4);
       STATE \leq InstF;
        end if;
      end if;
-- elsif (STATE=OP5) then
     dbug st sig \leq "0101";
---
       if (Count = "00000001") then
---
           LMAR<='1'; S2<='1'; S3<='1';
___
          S10 <= '0'; B req <='0'; S11 <= '0';
__
          Count <= Count(6 downto 0)&'0';
___
           STATE<= OP5;
--
       elsif(Count = "00000010") then
___
          LMAR <= '0'; B req <= '1';
___
          Count \leq Count(6 downto 0)&'0';
___
          STATE<= OP5;
___
       elsif (Count = "00000100") then
--
          if B grnt = '1' then
--
            LMAR<='0';
___
            CE<='1'; R W<='0';
___
            S8<='1'; S7<='0'; Ci<='1';
___
            s11<='0'; s1<='1'; s0<='0';
___
            LMDR1 <='1'; LMDR0 <= '0';
--
          S2<='1'; S3<='1'; LMAR <= '1';
___
            Count \leq Count(6 \text{ downto } 0)\&'0';
___
            STATE<=OP5;
--
          else
___
           Count <= Count;
___
__
           STATE \leq OP5;
          end if:
__
       elsif (Count = "00001000") then
__
            LMDR1 <='0'; LMDR0 <= '1';
--
            R W <='1'; CE <='1';
___
            LMAR <= '0';
--
```

```
-- Count <= Count(6 downto 0)&'0';
```

-- STATE \leq OP5;

```
-- elsif (Count = "00010000") then
```

```
-- B_req <='0';
```

```
-- Count <= "0000" & Count(7 downto 4);
```

```
-- STATE <= InstF;
```

```
-- end if;
```

-- Replaced logic for subtraction with logic for addition making suitable changes in -- ALU signals. elsif (STATE=OP5) then dbug st sig ≤ 0101 "; if (Count = "00000001") then LMAR <= '1'; S2<='1'; S3<='1'; $S10 \le 0'; B req \le 0'; S11 \le 0';$ Count \leq Count(6 downto 0)&'0'; STATE $\leq OP5$; elsif(Count = "00000010") then LMAR <= '0'; B_req <= '1'; $Count \leq Count(6 \text{ downto } 0)\&'0';$ STATE $\leq OP5$; elsif(Count = "00000100") then if B grnt = '1' then --check bus access CE <='1'; R W<='0'; Ld dec <='1'; LMDR1<='0'; LMDR0<='0'; $LMAR \leq 0'$; decide $\leq 1'$; $Count \leq Count(6 \text{ downto } 0)\&'0';$ STATE<=OP5; else Count <= Count; STATE<= OP5; end if; elsif(Count = "00001000") then CE <='0'; LMDR0<='1'; B req <='0'; S8<='1'; S7<='0'; Ci<='1'; $1d dec \le '0'; clr dec \le '1';$ $Count \le "000"\&Count(7 downto 3);$ STATE \leq InstF; End if;

-- End changed part

```
elsif (STATE=OP6) then

dbug_st_sig <= "0110";

if (Count = "00000001") then

LMAR<='1'; S2<='1'; S3<='1';

S10 <= '0'; B_req <= '0';

Count <= Count(6 downto 0)&'0';

STATE <= OP6; S11 <= '0';

elsif (Count = "00000010") then

LMAR <='0'; B_req <= '1';
```

```
Count \leq Count(6 downto 0)&'0';
       STATE \leq OP6;
    elsif(Count = "00000100") then
       if B grnt = '1' then
        LMAR<='0';
        LMDR1<='0'; LMDR0<='0';
        CE<='1'; R W<='0';
        req inpt \leq 0'; req otpt \leq 1'; --signal output rdy
        Count <= Count(6 downto 0)&'0';
        STATE <= OP6;
       else
        Count <= Count;
        STATE \leq OP6;
       end if:
    elsif(Count = "00001000") then
       CE<='0';
       if (ODR='0') then
        LMDR1 <='1'; LMDR0 <= '1'; --MAINTAIN DATA
        STATE <= OP6; Count <= Count;
        B req \leq 10';
       else
        LMDR1<='0'; LMDR0<='1'; B req <= '0';
        req_inpt <= '0'; req_otpt <= '0';
        Count <= "000"&Count(7 downto 3);
        STATE \leq InstF;
       end if:
    end if;
elsif (STATE=OP7) then
  dbug st sig \leq "0111";
    if (Count = "00000001") then
       LMAR <= '1'; S2 <='1'; S3<='1';
       Count <= Count(6 downto 0)&'0';
       S10 <='0'; B req <= '0';
       STATE <= OP7; S11 <= '0';
    elsif(Count = "00000010") then
       LMAR \leq 0'; B req \leq 1';
       Count \leq Count(6 downto 0)&'0';
       STATE \leq OP7;
    elsif(Count = "00000100") then
       if B grnt = '1' then
        LMAR<='0'; Ld dec <= '1';
        LMDR1<='0'; LMDR0<='0';
        CE<='1'; R W<='0';
                                          decide \leq 1';
        Count \leq Count(6 downto 0)&'0';
        STATE \leq OP7;
       else
        Count <= Count;
        STATE \leq OP7;
       end if:
    elsif(Count = "00001000") then
       CE<='0'; clr_dec <= '1'; B req <= '0';
       LMDR0<='1'; ld dec <= '0';
       S9<='0'; S7<='1'; S8<='0';
       Ci<='0'; S5<='0'; S6<='0';
       Count \le "000"\&Count(7 downto 3);
```

```
STATE \leq InstF;
    end if:
elsif (STATE=OP8) then
                               -- STOP PROCESS LOOP
 dbug st sig \leq "1000";
   if (Count="00000001") then
       LMAR <= '1'; S2<='1'; S3<='1';
           S10 <= '0'; B req <= '0'; S11 <= '0';
           Count \leq Count(6 downto 0)&'0';
       STATE \leq OP8;
     elsif (Count="00000010") then
       LMAR \leq 0'; B req \leq 1';
       Count \leq Count(6 downto 0)&'0';
       STATE <= OP8;
     elsif(Count = "00000100") then
       if B grnt = '1' then
        LMAR<='0';
        LMDR1 <='0'; LMDR0 <= '0'; --place in MDR
        CE <= '1'; R W<='0'; S8<='0'; S7<='1';
        Ci<='0'; S5 <= '0'; S6<='0';
        Count \leq Count(6 downto 0)&'0';
        STATE \leq OP8;
       else
        Count <= Count;
        STATE \leq OP8;
       end if:
     elsif (Count="00001000") then
        CE <= '0';
        LMDR0 <= '1'; S8 <= '1'; S7 <= '0';
        Ci <= '1'; --subtract
        S2<='0'; S3<='0'; B req <= '0';
        Count \leq Count(6 downto 0)&'0';
        STATE \leq OP8;
     elsif (Count="00010000") then
        if (Z='1') then
               STOPLOOP \leq 1';
          LPC<='1'; S4<='0'; S9<='0';
    end if:
    Count <= "0000"&Count(7 downto 4);
        STATE \leq InstF;
    end if:
elsif (STATE=OP9) then
  dbug st sig \leq "1001";
   if (Count = "00000001") then
    LMDR1 <= '1'; LMDR0 <= '1';
    S11 \le 0'; Ld dec \le 1';
 -- extra logic added to get the output of IR0 directly to R3
 m5ctrl \leq 0';
     Count \leq Count(6 downto 0)&'0';
     STATE \leq OP9; B req \leq '0';
   elsif (Count = "00000010") then
    LMDR1 <= '0'; LMDR0 <= '1':
 S8 <= '0'; S7 <= '1'; Ci <= '0';
 S5 <= '0'; S6 <= '0'; S10 <='0';
 Ld dec \leq '0'; clr dec \leq '1';
 Count \leq 0 &Count(7 downto 1);
 STATE \leq InstF;
```

```
end if;
elsif (STATE=OP10) then
dbug_st_sig <= "1010";
 B req \leq 10';
   if (Count = "0000001") then
 -- added to get output from shifter
 m5ctrl <= '1';
       S0 <= '1'; S1 <= '1'; S10 <='0'; --Ld MDR with 0
      LMDR1 <= '1'; LMDR0 <= '0';
   ld dec<='1'; S11 <= '0';
       Count \leq Count(6 downto 0) &'0';
       STATE \leq OP10;
   elsif (Count = "00000010") then
       LMDR1 <='0'; LMDR0 <= '1'; --ADD one, INC OP
       S8 <= '1'; S7 <='1'; Ci <='1';
       S5 <= '0'; S6 <= '0';
      ld dec \leq 0'; clr dec\leq 1';
       Count \leq 0 & Count(7 downto 1);
       STATE \leq InstF;
   end if;
elsif (STATE=OP11) then
 dbug st sig \leq "1011";
    B req \leq 10';
 if (Count = "0000001") then
 LR5 \le 1'; S11 \le 0'; --ld dec \le 1';
ld dec \leq 0';
 Count \leq Count(6 \text{ downto } 0)\&'0';
 STATE \leq OP11;
 elsif(Count = "00000010") then
 LR5 <= '0'; S10 <='1';
  --ld_dec <= '0'; clr_dec <= '1';
-- we need R3 out to appear at MAR input
-- so m5ctrl<= '1'; so that shifter output is selected and M2 output
-- should be R3 out( 7 downto 0) so set proper values for s3 and s2 => "11"
m5ctrl <= '1'; -- get output from shifter
ld dec \leq 1'; clr dec \leq 0';
 S8 <= '1'; S7 <= '0'; Ci <= '0';
 S5 <= '0'; S6 <= '0';
s3<= '1': s2 <= '1':
Count \leq Count(6 downto 0)&'0';
    State \leq OP11;
  elsif(count = "00000100") then
  LMAR <= '1';
ld dec\leq='0';clr dec\leq='1';
  Count \leq "00" Count(7 downto 2);
 STATE \leq InstF;
 end if:
elsif (STATE=OP12) then
                                   -- sub rd, imm
   dbug st sig \leq "1100";
    B req \leq 0':
 if (Count = "00000001") then
 LR5 \le 1'; S11 \le 0'; Id dec \le 1';
  Count \leq Count(6 downto 0)&'0';
  STATE \leq OP12;
 elsif(Count = "00000010") then
  LR5 <= '0'; S10 <='1';
```

```
ld_dec <= '0'; clr_dec <= '1';

S8 <= '1'; S7 <= '0'; Ci <= '1';

S5 <= '0'; S6 <= '0';

Count <= '0'&Count(7 downto 1);

STATE <= InstF;

end if;
```

-- addition of and extra no -op state ----

```
elsif (STATE=OP13) then
   dbug st sig \leq = "1101";
     if (Count = "00000001") then
         LMAR<='1'; S2<='1'; S3<='1';
         S10 \le 0'; B req \le 0';
         Count \leq Count(6 \text{ downto } 0)\&'0';
         STATE <= OP6; S11 <= '0';
     elsif(Count = "00000010") then
         LMAR <='0';
         Count <= Count(6 downto 0)&'0';
         STATE \leq OP13;
     elsif (Count = "00000100") then
       -- if B grnt = '1' then
         LMAR<='0';
       -- LMDR1<='0'; LMDR0<='0';
       -- CE<='1'; R W<='0';
      --
         req inpt <= '0'; req otpt <= '1'; --signal output rdy
         Count \leq Count(6 downto 0)&'0';
         STATE \leq OP13;
        --else
        -- Count <= Count;
        -- STATE <= OP13;
       -- end if;
      elsif(Count = "00001000") then
        CE<='0';
         Count \leq "000" Count(7 downto 3);
         STATE <= InstF:
       -- end if:
     end if;
 else STATE <= RST; --error, goto reset state
     end if;
   end if;
end process;
dbug_st <= dbug_st_sig;
count out <= count;
end architecture;
```

Module Name : mempe.vhd

--The IEEE standard 1164 package, declares std_logic, rising_edge(), etc. library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all; -- synopsys translate_off Library XilinxCoreLib;

-- synopsys translate_on entity mem_1 is port (data_bus : inout std_logic_vector(15 downto 0); Idata_bus : inout std_logic_vector(15 downto 0); clk, rst, CE: in std_logic; LMAR : in std_logic; LMDR1, LMDR0 : in std_logic; Addr : in std_logic_vector(7 downto 0); mux16 : in std_logic_vector(15 downto 0); Fin, Sel_Ibus : out std_logic; Maddr_out : out std_logic_vector(7 downto 0)); end entity;

architecture mem arch of mem 1 is

-- This file was created by the Xilinx CORE Generator tool, and

-- is (c) Xilinx, Inc. 1998, 1999. No part of this file may be

-- transmitted to any third party (other than intended by Xilinx) --

-- or used without a Xilinx programmable or hardwire device without --

-- Xilinx's prior written permission.

component proc_imem

port (
 addr: IN std_logic_VECTOR(7 downto 0);
 clk: IN std_logic;
 din: IN std_logic_VECTOR(15 downto 0);
 dout: OUT std_logic_VECTOR(15 downto 0);
 we: IN std_logic);
end component;

signal Mq_out : std_logic_vector(15 downto 0); signal r_en : std_logic; signal Mdata_out, Mdata_in : std_logic_vector(15 downto 0); signal sel : std_logic_vector(1 downto 0); signal q_out : std_logic_vector(7 downto 0); signal data_in, data_out : std_logic_vector(15 downto 0); signal Idata_out, Ddata_out : std_logic_vector(15 downto 0); signal one, zero : std_logic;

Begin one <= '1'; zero <= '0';

MARreg: process (clk, LMAR, rst) begin if rst = '1' then

q_out <= (others=>'0'); elsif (clk'event and clk='1') then if (LMAR='1') then q_out <= addr; else q_out <= q_out;</pre> --MAR register

end if; end if: end process; Maddr out $\leq q$ out; sel Ibus <= '0' when (q out = "00000000" or q out= "00000001" or q out="00000010") else --determine source of Instruction '1'; $FIN \leq 1'$ when q out = "00000000" else --get instr from PE Controller not IMEM '0'; data bus $\leq Mq$ out when (r en = '0') else (others=>'Z'); _____ -- Component Instantiation _____ Instr mem : proc imem port map (addr \Rightarrow q out, clk \Rightarrow clk, din \Rightarrow data in, dout => Idata_out, we => ZERO); Idata bus <= Idata out when (CE='0') else (others=>'0'); --MDR register Mdata_in <= Data_bus when r_en='1' else (others=>'0'); $r_en \le 0'$ when ((LMDR1='0')and(LMDR0='1')) else '1'; sel <= LMDR1 & LMDR0; regout: process (clk, rst) begin if rst = '1' then Mq out \leq (others=>'0'); elsif (clk'event and clk='0') then -- at negative edge of the clock case (sel) is when "00" \Rightarrow Mq out \leq Mdata in; when "01" \Rightarrow Mq out \leq Mq out; when "10" => Mq out <= mux16; when "11" \Rightarrow Mq out \leq Mq out; when others => null; end case; end if; end process;

end architecture;

Module Name : proc_imem.xco (Xilinx IP Core)

-- This file is owned and controlled by Xilinx and must be used

⁻⁻ solely for design, simulation, implementation and creation of

design files limited to Xilinx devices or technologies. Use ___ with non-Xilinx devices or technologies is expressly prohibited __ and immediately terminates your license. ___ ___ XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" --SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR __ XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE, OR INFORMATION ___ AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS --IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT, ___ AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE ---FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY --WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE --IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR --REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF --INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ___ ---FOR A PARTICULAR PURPOSE. __ Xilinx products are not intended for use in life support appliances, devices, or systems. Use in such applications are -expressly prohibited. ___ (c) Copyright 1995-2003 Xilinx, Inc. --All rights reserved. ---- You must compile the wrapper file proc imem.vhd when simulating -- the core, proc imem. When compiling the wrapper file, be sure to -- reference the XilinxCoreLib VHDL simulation library. For detailed -- instructions, please refer to the "CORE Generator Guide". -- The synopsys directives "translate off/translate on" specified -- below are supported by XST, FPGA Compiler II, Mentor Graphics and Synplicity -- synthesis tools. Ensure they are correct for your synthesis tool(s). -- synopsys translate off LIBRARY ieee: USE ieee.std logic 1164.ALL; Library XilinxCoreLib: ENTITY proc imem IS port (addr: IN std logic VECTOR(7 downto 0); clk: IN std logic; din: IN std logic VECTOR(15 downto 0); dout: OUT std logic VECTOR(15 downto 0); we: IN std logic); END proc imem; ARCHITECTURE proc imem a OF proc imem IS component wrapped proc imem port (addr: IN std logic VECTOR(7 downto 0); clk: IN std logic; din: IN std logic VECTOR(15 downto 0);

dout: OUT std logic VECTOR(15 downto 0);

we: IN std_logic); end component;

-- Configuration specification

for all : wrapped proc imem use entity XilinxCoreLib.blkmemsp v5 0(behavioral) generic map(c sinit value => "0", c reg inputs $\Rightarrow 0$, c_yclk_is_rising => 1, c has $en \Rightarrow 0$, c ysinit is high $\Rightarrow 1$, $c_ywe_is_high => 1$, c ytop addr => "1024". c_yprimitive_type => "16kx1", c yhierarchy => "hierarchy1", c has rdy => 0, $c_has_limit_data_pitch => 0$, c write mode $\Rightarrow 0$, c width \Rightarrow 16, c_yuse_single_primitive => 0, c has $nd \Rightarrow 0$, c enable rlocs $\Rightarrow 0$, c has we => 1, c has rfd $\Rightarrow 0$, c has din $\Rightarrow 1$, c_ybottom_addr => "0", c pipe stages $\Rightarrow 0$, c yen is high $\Rightarrow 1$, $c_depth => 256$, c has default data => 0, c limit data pitch => 18, $c_has_sinit => 0$, c mem init file => "proc imem.mif", c default data = "0", c ymake $bmm \Rightarrow 0$, c addr width => 8);

BEGIN

U0 : wrapped_proc_imem

```
port map (

addr => addr,

clk => clk,

din => din,

dout => dout,

we => we);
```

END proc imem a;

-- synopsys translate_on

Module Name : mux16b.vhd

--The IEEE standard 1164 package, declares std_logic, rising_edge(), etc. library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all;

```
Entity mux16 4x1 is
         Port (line out : out std logic vector(15 downto 0);
                   Sel : in std logic vector(1 downto 0);
                   line in3,line in2,line in1,line in0 : in std logic vector(15 downto 0));
end entity;
architecture mux16 of mux16_4x1 is
begin
it3: process(Sel,line in3,line in2,line in1,line in0)
 begin
         case (Sel) is
                   when "00" \Rightarrow line out \leq line in0;
                   when "01" \Rightarrow line out \leq line in1;
                   when "10" \Rightarrow line out \leq line in2;
                   when "11" \Rightarrow line out \leq line in3;
                   when others => line out <= (others=>'X');
         end case;
  end process;
```

Module Name : mux16b5.vhd

--The IEEE standard 1164 package, declares std logic, rising edge(), etc. library IEEE; use IEEE.std_logic_1164.all; use IEEE.std logic arith.all; use IEEE.std logic unsigned.all;

```
Entity mux16 5x1 is
        Port (line out : out std logic vector(15 downto 0);
            Sel : in std_logic_vector(2 downto 0);
            line in4, line in3, line in2: in std logic vector(15 downto 0);
            line_in1, line_in0 : in std_logic_vector(15 downto 0));
end entity;
```

architecture mux165 of mux16_5x1 is

begin

```
it3: process(Sel,line in4,line in3,line in2,line in1,line in0)
 begin
          case (Sel) is
                    when "000" \Rightarrow line out \leq line in0;
                    when "001" \Rightarrow line out \leq line in1;
                    when "010" \Rightarrow line out \leq line in2;
                    when "011" \Rightarrow line_out \leq line_in3;
                    when "100" \Rightarrow line out \leq line in4;
                    when others => null;
          end case;
   end process;
```

Module Name : mux_2x1.vhd

```
--The IEEE standard 1164 package, declares std_logic, rising_edge(), etc.
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
```

```
Entity mux16bit_2x1 is

Port (line_out : out std_logic_vector(15 downto 0);

Sel : in std_logic;

line_in1,line_in0 : in std_logic_vector(15 downto 0));
```

end entity;

```
architecture myarch of mux16bit_2x1 is
```

begin

end architecture;

Module Name : mux8b.vhd

```
--The IEEE standard 1164 package, declares std_logic, rising_edge(), etc.
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic arith.all;
use IEEE.std_logic_unsigned.all;
Entity mux8_4x1 is
         Port (line_out : out std_logic_vector(7 downto 0);
                  Sel : in std logic vector(1 downto 0);
                  line_in3,line_in2,line_in1,line_in0 : in std_logic_vector(7 downto 0));
end entity;
architecture mux8 of mux8 4x1 is
begin
it3: process(Sel,line in3,line in2,line in1,line in0)
 begin
         case (Sel) is
                  when "00" \Rightarrow line out \leq line in0;
                  when "01" \Rightarrow line out \leq line in1;
                  when "10" => line_out <= line_in2;
```

```
when "11" => line_out <= line_in3;
when others =>line_out <= (others=>'X');
end case;
end process;
```

Module Name : pc.vhd

--The IEEE standard 1164 package, declares std_logic, rising_edge(), etc. library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all; Entity PC is

Port (q_out : buffer std_logic_vector(7 downto 0); --q_out : inout std_logic_vector(7 downto 0); clk, clr : in std_logic; D : in std_logic_vector(7 downto 0); load, inc : in std_logic);

end entity;

architecture pc_arch of PC is

signal d_in : std_logic_vector(7 downto 0);

begin

```
it5: process (clk, clr)

begin

if (clr='1') then

q_out <= (others=>'0');

elsif (clk'event and clk='1') then

if ((inc='1') and (load='0')) then

q_out <= (q_out+1);

elsif ((load='1') and (inc='0')) then

q_out <= D;

else q_out <= q_out;

end if;

end if;

end process;
```

end architecture;

Module Name : reg_bin.vhd

-- This Register isolates the Data bus from the Input Mux before the ALU -- which prevents "X" and "Z"s from appearing on the mux output library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity Reg_B_in is port(din: in std_logic_vector(15 downto 0); -- data from data_bus

```
dout:out std logic vector(15 downto 0); -- register output
 clk: in std logic;
                       -- clk
 rst: in std logic;
                       -- Asynch Reset
 ctrlreg: in std logic
                          -- Control signal
 );
end Reg B in;
architecture Behavioral of Reg B in is
begin
process(rst,clk)
begin
if rst = '1' then
dout<=(others=>'0');
elsif(clk'event and clk='1') then
case ctrlreg is
 when '0' => dout <=(others=>'0');
 when others \Rightarrow dout \leq din;
end case;
end if;
end process;
end Behavioral;
```

Module Name : regpe.vhd

```
--The IEEE standard 1164 package, declares std_logic, rising_edge(), etc.
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
entity REGS is
port (q_out : buffer std_logic_vector(15 downto 0);
--q_out : inout std_logic_vector(15 downto 0);
clk, clr : in std_logic;
D : in std_logic_vector(15 downto 0);
Load : in std_logic);
End entity;
```

Architecture regs_arch of regs is

```
Begin
```

```
It: process(clk, clr)
Begin
if (clr='1') then
q_out <= (others=>'0');
elsif (clk'event and clk='0') then
if (load='1') then
q_out <= D;
else
q_out <= q_out;
end if;
end if;
end process;
```

Module Name : shifter_16.vhd

```
--The IEEE standard 1164 package, declares std logic, rising edge(), etc.
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic arith.all;
use IEEE.std logic unsigned.all;
entity Shifter 16 is
        port(ALU out : in std logic vector(15 downto 0);
            Sel : in std logic vector(1 downto 0);
            Shf_out : out std_logic_vector(15 downto 0)) ;
End entity;
Architecture shift of shifter_16 is
begin
it2: process (ALU out, Sel)
        begin
          case (Sel) is
                  when "00" \Rightarrow Shf out \leq ALU out;
                  when "01" => Shf out <= (ALU out(14 downto 0) &'0');
                  when "10" \Rightarrow Shf out \leq ('0'&ALU out(15 downto 1));
                  when "11" \Rightarrow Shf out \leq (others \Rightarrow '0');
                  when others => null;
          end case;
        end process;
end architecture;
Module Name : token_mapr.vhd
library IEEE;
use IEEE.std logic 1164.all;
```

```
entity Token_mapr is
port (
    token_bus: inout STD_LOGIC_VECTOR (31 downto 0);
    --bus_req: buffer STD_LOGIC;
    bus_req: inout STD_LOGIC;
    clk : in std_logic;
    rst : in std_logic;
    bus_grnt: in STD_LOGIC_VECTOR (4 downto 0);
    Avail3: in STD_LOGIC_VECTOR (4 downto 0);
    Avail4: in STD_LOGIC_VECTOR (4 downto 0);
    Avail2: in STD_LOGIC_VECTOR (4 downto 0);
    Avail5: in STD_LOGIC_VECTOR (4 downto 0);
    obstemp6_prtdbug,t6_prtdbug: out std_logic_vector(22 downto 0)
    --Pl_in_dbug : out std_logic_vector(16 downto 0);
    );
```

```
end Token_mapr;
```

```
architecture Token mapr arch of Token mapr is
```

```
component PRT Cntl
  port (
     Tokbus: inout STD LOGIC VECTOR (31 downto 0);
    clk : in std logic;
    rst : in std logic;
    tbus grant: in STD LOGIC;
    --tbus req: buffer STD LOGIC;
          tbus req: inout STD LOGIC;
    tok in : out std logic vector(16 downto 0);
    Pl in : out std logic vector(6 downto 0);
    Addr : out std logic vector(7 downto 0);
    clr: out std logic;
    q2: out std logic;
    chip on : out std logic;
    nxt token : in std logic vector(22 downto 0)
  );
end component;
component dy load bal ckt
        port( Clk: in std logic;
                 Clear : in std logic;
                 On1 : in std logic;
             Tok in: in std logic vector(16 downto 0);
                 PL in: in std logic vector(6 downto 0);
                 Aval0, Aval1, Aval2, Aval3, Aval4, Aval5, Aval6, Aval7 : in std logic vector(4 downto 0);
                 Addr: in std logic vector(7 downto 0);
                 OBUS: out std logic vector(22 downto 0);
                 Q2: in std logic;
                 obstemp6_dbug,t6_dbug:out std_logic_vector(22 downto 0));
```

end component;

signal prt_tok_in : std_logic_vector(16 downto 0); signal prt_pl_in : std_logic_vector(6 downto 0); signal prt_addr : std_logic_vector(7 downto 0); signal prt_clr, prt_q2, en : std_logic; signal prt_out : std_logic_vector(22 downto 0); signal five1 : std_logic_vector(4 downto 0);

begin

five1 <= "111111";

C1: PRT_CNTL port map(Tokbus=> token_bus, clk => clk, rst => rst, tbus_grant=> bus_grnt, tbus_req=> bus_req, tok_in => prt_tok_in, Pl_in =>prt_pl_in, Addr => prt_addr, clr => prt_clr, q2 => prt_q2, chip_on => en, nxt_token => prt_out);

```
M1: dy_load_bal_ckt port map (Clk => clk, Clear => prt_clr, On1 => en, Tok_in =>prt_tok_in,
PL_in => prt_pl_in, Aval0=> five1, Aval1=> Avail2, Aval2=> Avail3,
Aval3=> Avail4, Aval4=> Avail5, Aval5=> five1, Aval6=> five1,
Aval7=> five1, Addr=> prt_addr, OBUS=> prt_out, Q2=> prt_q2,
obstemp6_dbug =>obstemp6_prtdbug,t6_dbug=>t6_prtdbug);
end Token mapr arch;
```

Module Name : dy_load_bal_ckt.vhd

FILENAME : dlbc.v __ MODULE : dy load bal ckt ----The IEEE standard 1164 package, declares std logic, rising edge(), etc. library IEEE; use IEEE.std logic 1164.all; use IEEE.std logic arith.all; use IEEE.std_logic_unsigned.all; entity dy load bal ckt is port(Clk: in std logic; Clear : in std logic; On1 : in std logic; Tok in: in std logic vector(16 downto 0); PL in: in std logic vector(6 downto 0); Aval0, Aval1, Aval2, Aval3, Aval4, Aval5, Aval6, Aval7 : in std logic vector(4 downto 0); Addr: in std logic vector(7 downto 0); OBUS: out std logic vector(22 downto 0); Q2: in std logic; obstemp6 dbug,t6 dbug:out std logic vector(22 downto 0)); End dy load bal ckt; Architecture mapr of dy load bal ckt is component mcntrlr port(start : buffer std logic; c1,c2,c3,c4,c5,c6,c7,c8,c9 : out std logic; q1, q2, q3: in std logic; On1, clr : in std_logic; Clk: in std logic); End component; component dec3x5 port(do: out std logic vector(5 downto 1); s : in std logic vector(2 downto 0)); end component; component map Fifo port (data out : out std logic vector(16 downto 0); data in: in std logic vector(16 downto 0); stack full : inout std logic; sigl : out std logic; clk, rst : in std logic; write to stack, read from stack: in std logic); end component; component ic net port(A1,A2,A3,A4,A5 : out std logic vector(5 downto 1); S1,S2,S3,S4,S5 : in std logic vector(7 downto 1); Aval0,Aval1,Aval2 : in std logic vector(5 downto 1); Aval3, Aval4, Aval5 : in std logic vector(5 downto 1); Aval6, Aval7 : in std logic vector(5 downto 1)); End component; component register R0 port(outr0 : buffer std logic vector(16 downto 0); clk, clear : in std logic; Prt in : in std logic vector(16 downto 0); C2 : in std_logic);

End component; component mux 2x1 port(muxout : out std logic; in1, in0 : in std_logic; sel : in std logic); end component; component ram unit port (Ramout : out std logic vector(6 downto 0); Ramin : in std logic vector(6 downto 0); PN : in std logic vector(4 downto 0); C4, c9, Dec in, clk : in std logic); End component; component regA1 5 port(out reg : buffer std logic vector(4 downto 0); clk, clear : in std logic; reg in : in std logic vector(4 downto 0); c7 : in std logic); end component; component reg Pl port(out_pl : buffer std_logic_vector(6 downto 0); clk, clear : in std logic; Pl in : in std logic vector(6 downto 0); C5 : in std logic); End component; component comparator port(a lt b: out std logic; a gte b : out std logic; a, b : in std logic vector(5 downto 1)); end component; component regR1 4 port(regout : buffer std logic vector(22 downto 0); clk, clear : in std logic; regin : in std logic vector(22 downto 0); c5, c6, y : in std logic); end component; component regR5 port(regout : buffer std logic vector(22 downto 0); clk, clear : in std logic; regin : in std logic vector(22 downto 0); c5, c6, y, f: in std logic);end component; component regR6 port(regout : buffer std logic vector(22 downto 0); clk, clear : in std logic; regin : in std logic vector(22 downto 0); c8, c10, c11 : in std logic); end component; component regR7 port(regout : buffer std logic vector(22 downto 0); clk, clear : in std logic; regin : in std logic vector(22 downto 0); c5, c6, y, F: in std logic); end component; Constant one : std logic := '1'; Constant zero: std logic := '0'; Signal fifo out, OUT R0: std logic vector(16 downto 0);

Signal dec out: std logic vector(5 downto 1); Signal PN, A1, A2, A3, A4, A5, OUT A1, OUT A2 : std logic vector(4 downto 0); Signal OUT A3, OUT A4, OUT A5: std logic vector(4 downto 0); Signal PL out1, PL out2, PL_out3, PL_out4: std_logic_vector(6 downto 0); Signal PL out5, PL1, PL2, PL3, PL4, PL5: std logic vector(6 downto 0); Signal ORC2 C7,q1,C1, C2, C3, C4, C5, C6, C7, C8, C9: std logic; Signal a, b, c, d, e, f, g, h, i, j, a bar, b bar, c bar: std logic; signal d bar, e bar, f bar, g bar, h bar, i bar, j bar: std logic; signal Y1, Y2, Y3, Y4, Y5, start, stack full: std logic; signal F1, fifo wr : std logic; signal t1,t2,t3,t4,t5,t6, t7 : std logic vector(22 downto 0); signal OBUS sig : std logic vector(22 downto 0); --signal OBStemp : std logic vector(22 downto 0); -- trying to dbug the OBUStemp buffer problem signal OBStemp1,OBStemp2,OBStemp3 : std logic vector(22 downto 0); signal OBStemp4, OBStemp5, OBStemp6, OBStemp7 : std logic vector(22 downto 0); signal OBStemp5 7 : std logic vector(22 downto 0); --signal not F : std logic; begin --*** FIFO **** FI EN: process (tok in) begin if tok in = "00000000000000000" then fifo wr <= '0': else fifo wr $\leq 1'$: end if: end process: f0: map FIFO port map(fifo out, tok in, stack full, q1, CLK, CLEAR, fifo wr, C1); --**** REGISTER R0 **** r0: register R0 port map(OUT R0, CLK, CLEAR, fifo out, C1); --**** DECODER **** d0: dec3x5 port map(dec out, ADDR(2 downto 0)); --**** OR (C2&C7) **** orc2 c7 <= c2 or c7; --**** MUX AFTER REG R0 **** mux r0 0: mux 2x1 port map(PN(0), ADDR(3), OUT R0(8), C7); mux r0 1: mux 2x1 port map(PN(1), ADDR(4), OUT R0(9), C7); mux r0 2: mux 2x1 port map(PN(2), ADDR(5), OUT R0(10), C7); mux r0 3: mux 2x1 port map(PN(3), ADDR(6), OUT R0(11), C7); mux r0 4: mux 2x1 port map(PN(4), ADDR(7), OUT R0(12), C7); --**** RAM UNITS 1 5 **** ram0: ram unit port map(PL out1, PL in, PN, C2, C7, dec out(1), clk); ram1: ram unit port map(PL out2, PL in, PN, C2, C7, dec out(2), clk); ram2: ram unit port map(PL out3, PL in, PN, C2, C7, dec out(3), clk); ram3: ram unit port map(PL out4, PL in, PN, C2, C7, dec out(4), clk); ram4: ram unit port map(PL out5, PL in, PN, C2, C7, dec out(5), clk); --**** REGISTER FOR LOADING PL FROM RAM **** reg PL0: reg PL port map(PL1, CLK, CLEAR, PL out1, C3); reg PL1: reg PL port map(PL2, CLK, CLEAR, PL out2, C3); reg PL2: reg PL port map(PL3, CLK, CLEAR, PL out3, C3);

- reg PL3: reg PL port map(PL4, CLK, CLEAR, PL out4, C3);
- reg PL4: reg PL port map(PL5, CLK, CLEAR, PL out5, C3);

```
--**** IC NET(Nx5) ****
```

```
ico: ic net port map(A1, A2, A3, A4, A5, PL1, PL2, PL3, PL4, PL5, Aval0, Aval1, Aval2, Aval3, Aval4,
Aval5, Aval6, Aval7);
--**** DETERMINE WHETHER THERE IS A FAULT IN PL5 ****
faultdet: process (A1,A2,A3,A4,A5)
    begin
        if ((A1="11111") \text{ and } (A2="11111") \text{ and } (A3="11111")
 and (A4="11111")and (A5="11111")) then
    F1<='1';
    else
    F1<='0';
    end if:
     End process;
--**** REGISTER FOR LOADING AVAILABILITIES ****
regA0: regA1 5 port map(OUT A1, CLK, CLEAR, A1, C4);
                                                            --changed from c5
regA1: regA1 5 port map(OUT A2, CLK, CLEAR, A2, C4);
regA2: regA1 5 port map(OUT A3, CLK, CLEAR, A3, C4);
regA3: regA1 5 port map(OUT A4, CLK, CLEAR, A4, C4);
regA4: regA1 5 port map(OUT A5, CLK, CLEAR, A5, C4);
--**** COMPARATORS ****
com1: comparator port map(a, a bar, OUT A1, OUT A2);
com2: comparator port map(b, b bar, OUT A1, OUT A3);
com3: comparator port map(c, c bar, OUT A2, OUT A3);
com4: comparator port map(d, d bar, OUT A1, OUT A4);
com5: comparator port map(e, e bar, OUT A2, OUT A4);
com6: comparator port map(f, f bar, OUT A3, OUT A4);
com7: comparator port map(g, g bar, OUT A1, OUT A5);
com8: comparator port map(h, h bar, OUT A2, OUT A5);
com9: comparator port map(i, i bar, OUT A3, OUT A5);
com10: comparator port map(j, j bar, OUT A4, OUT A5);
--**** AND GATES TO OBTAIN MOST AVAILABLE PROCESS ****
y_1 \le a and b and d and g and c6;
y_2 \le a bar and c and e and h and c6;
v3 \le b bar and c bar and f and i and c6;
v4 \le d bar and e bar and f bar and j and c6;
y_5 \le g bar and h bar and i bar and j bar and c6;
--**** REGISTERS R1 THRU R7 ****
t1 \le (Out R0(16 downto 14)\&PN(4 downto 0)\&PL1\&OUT R0(7 downto 0));
t2 \le (Out R0(16 downto 14)\&PN(4 downto 0)\&PL2\&OUT R0(7 downto 0));
t3 \le (Out R0(16 \text{ downto } 14)\&PN(4 \text{ downto } 0)\&PL3\&OUT R0(7 \text{ downto } 0));
t4 \le (Out R0(16 \text{ downto } 14)\&PN(4 \text{ downto } 0)\&PL4\&OUT R0(7 \text{ downto } 0));
t5 <= (Out R0(16 downto 14)&PN(4 downto 0)&PL5&OUT R0(7 downto 0));
--t6 \le (Out R0(16 downto 14)\&OBStemp6(19 downto 8)\&OUT R0(7 downto 0));
t6 \le (Out R0(16 \text{ downto } 14)\&OBuS sig(19 \text{ downto } 8)\&OUT R0(7 \text{ downto } 0));
t7 \le (Out R0(16 \text{ downto } 14)\&PN(4 \text{ downto } 0)\&"1110011"\&OUT R0(7 \text{ downto } 0));
-OBUS \le OBStemp when (y1='1' or y2='1' or y3='1' or y4='1' or y5='1'
    --or c9='1') else
    --(others =>'0');
-- Debug signal added to view the contents on obstemp6
obstemp6 dbug<=OBStemp6;
t6 dbug<=t6;
OBUS sig \leq OBStemp1 when (y1='1')else
    OBStemp2 when (y2='1')else
```

```
OBStemp3 when (y3='1')else
```

OBStemp4 when (y4='1')else OBStemp5 when (c9='1')else OBStemp5_7 when (y5='1')else (others => '0'); OBStemp5_7 <= OBStemp5 when (F='0') else OBStemp7; -- changes done for debugging to include it in t6 obus <= obus_sig; regR1: regR1_4 port map(OBStemp1, CLK, CLEAR, t1, C3, C4, Y1); RegR2: regR1_4 port map(OBStemp2, CLK, CLEAR, t2, C3, C4, Y2); RegR3: regR1_4 port map(OBStemp3, CLK, CLEAR, t3, C3, C4, Y3); regR4: regR1_4 port map(OBStemp4, ClK, CLEAR, t4, C3, C4, Y4); reR5: regR5 port map(OBStemp5, CLK, CLEAR, t5, C3, C4, Y5, F); reR6: regR6 port map(OBStemp6, CLK, CLEAR, t7, C3, C4, Y5, F); reR7: regR7 port map(OBStemp7,CLK,CLEAR, t7, C3, C4, Y5, F);

--**** CONTROLLER **** cntr0: mcntrlr port map(start, C1, C2, C3, C4, C5, C6, C7, C8, C9, q1, q2, OUT_R0(13), ON1, CLEAR, CLK); End architecture;

Module Name : comparator.vhd

library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all;

end comparator;

```
architecture comp of comparator is
signal altb: std_logic;
begin
process (a,b) is
begin
if a<b then altb <='1';
else altb <= '0';
end if;
end process;
a_gte_b <= not altb;
a_lt_b <= altb;
end architecture;
```

Module Name : Dec3x5.vhd

-- FILENAME : dec3x5.v -- MODULE : dec3x5

--The IEEE standard 1164 package, declares std_logic, rising_edge(), etc.

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic arith.all;
use IEEE.std logic unsigned.all;
entity dec3x5 is
         port(
                  do: out std logic vector(5 downto 1);
                  s : in std logic vector(2 downto 0));
end dec3x5;
architecture decs of dec3x5 is
-- Internal wire declarations
signal s0_bar, s1_bar, s2_bar: std_logic;
begin
-- Gate instantiations
  s0 bar \leq not s(0);
  s1 bar \leq 1 not s(1);
  s2 bar \leq not s(2);
  do(1) \le s2 bar and s1 bar and s0 bar;
  do(2) \le s2 bar and s1 bar and s(0);
  do(3) \le s2 bar and s(1) and s0 bar;
  do(4) \le s2 bar and s(1) and s(\overline{0});
  do(5) \le s(2) and s1 bar and s0 bar;
```

Module Name : ic_net.vhd

-- FILENAME : IC_NET.v -- MODULE : ic_net

--The IEEE standard 1164 package, declares std_logic, rising_edge(), etc. library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all;

entity ic_net is

```
port( A1,A2,A3,A4,A5 : out std_logic_vector(5 downto 1);
S1,S2,S3,S4,S5 : in std_logic_vector(7 downto 1);
Aval0,Aval1,Aval2 : in std_logic_vector(5 downto 1);
Aval3,Aval4,Aval5 : in std_logic_vector(5 downto 1);
Aval6,Aval7 : in std_logic_vector(5 downto 1));
```

End ic_net;

Architecture icn of ic_net is

Begin

```
The: process (S1, S2, S3, S4, S5, Aval0, Aval1, Aval2, Aval3,
Aval4, Aval5, Aval6, Aval7)
begin
case S1 is
when "0000001" => A1 <= Aval0;
```

when "0000010" => A1 <= Aval1; when "0000011" => A1 <= Aval2; when "0000100" => A1 <= Aval3; when "0000101" => A1 <= Aval4; when "0000110" => A1 <= Aval5; when "0000111" => A1 <= Aval6; when "0001000" => A1 <= Aval7; when others => A1 <= "11111"; end case;

case S2 is

```
when "0000001" => A2 <= Aval0;
when "0000010" => A2 <= Aval1;
when "0000011" => A2 <= Aval2;
when "0000100" => A2 <= Aval3;
when "0000101" => A2 <= Aval4;
when "0000110" => A2 <= Aval5;
when "0000111" => A2 <= Aval5;
when "0000100" => A2 <= Aval6;
when "0001000" => A2 <= Aval7;
when others => A2 <= "11111";
end case;
```

case S3 is

```
when "0000001" => A3 <= Aval0;
when "0000010" => A3 <= Aval1;
when "0000011" => A3 <= Aval2;
when "0000100" => A3 <= Aval3;
when "0000101" => A3 <= Aval4;
when "0000110" => A3 <= Aval5;
when "0000111" => A3 <= Aval6;
when "0001000" => A3 <= Aval7;
when others => A3 <= "11111";
```

```
end case;
```

case S4 is

```
when "0000001" => A4 <= Aval0;
when "0000010" => A4 <= Aval1;
when "0000010" => A4 <= Aval2;
when "0000100" => A4 <= Aval3;
when "0000101" => A4 <= Aval4;
when "0000110" => A4 <= Aval5;
when "0000111" => A4 <= Aval6;
when "0001000" => A4 <= Aval7;
when others => A4 <= "11111";
```

end case;

```
case S5 is
when "0000001" => A5 <= Aval0;
when "0000010" => A5 <= Aval1;
when "0000011" => A5 <= Aval2;
when "0000100" => A5 <= Aval3;
when "0000110" => A5 <= Aval4;
when "0000110" => A5 <= Aval4;
when "0000111" => A5 <= Aval5;
when "0000111" => A5 <= Aval6;
when "0001000" => A5 <= Aval7;
when others => A5 <= "11111";
```

end case;

end process;

end architecture;

Module Name : mapfifo.vhd

library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all;

entity MAP_Fifo is
 port (data_out : out std_logic_vector(16 downto 0);
 data_in: in std_logic_vector(16 downto 0);
 --stack_full : buffer std_logic;
 stack_full : inout std_logic;
 sigl : out std_logic;
 clk, rst : in std_logic;
 write_to_stack, read_from_stack: in std_logic);
end MAP_Fifo;

architecture fif1 of MAP_fifo is

component add_subber4 port (A: IN std_logic_VECTOR(3 downto 0); B: IN std_logic_VECTOR(3 downto 0); C_IN: IN std_logic; C_OUT: OUT std_logic; ADD_SUB: IN std_logic; Q_OUT: OUT std_logic_VECTOR(3 downto 0)); end component;

component add_subber5 port (A: IN std_logic_VECTOR(4 downto 0); B: IN std_logic_VECTOR(4 downto 0); C_IN: IN std_logic; C_OUT: OUT std_logic; ADD_SUB: IN std_logic; Q_OUT: OUT std_logic_VECTOR(4 downto 0)); end component;

ena component,

signal stack_empty: std_logic;
signal read_ptr,write_ptr: std_logic_vector(3 downto 0); -- Pointer for reading and writing signal ptr_diff: std_logic_vector(4 downto 0); -- Distance between ptrs type stkarray is array(15 downto 0) of std_logic_vector(16 downto 0); signal stack: stkarray; -- memory array signal fourB1, rsum, wsum : std_logic_vector(3 downto 0); signal valone, zero : std_logic; signal psum_add, psum_sub, fiveB1 : std_logic_vector(4 downto 0);

begin

stack_empty <= '1' when ptr_diff = "00000" else '0'; stack_full <= '1' when ptr_diff = "10000" else '0'; sigl <= not stack_empty;</pre>

-- begin data_transfer datatrn: process (clk, rst) variable i, j : integer; begin if (rst='1') then

> end case; case write_ptr is

data_out <= (others=>'0'); elsif (clk'event and clk='0') then

case read_ptr is

when "0000" $=>$ i := 0;
when "0001" $=>$ i := 1;
when "0010" => i := 2;
when "0011" => i := 3;
when "0100" $=>$ i := 4;
when "0101" => i := 5;
when "0110" => i := 6;
when "0111" => i := 7;
when "1000" => i := 8;
when "1001" => i := 9;
when "1010" => i := 10;
when "1011" => i := 11;
when "1100" => i := 12;
when "1101" => i := 13;
when "1110" => i := 14;
when "1111" => i := 15;
when others => null;
when "0000" $=> j := 0;$
when "0001" $\Rightarrow j := 1$;
when "0010" $=> j := 2;$
when "0011" $=> j := 3;$
1

when $0011 \Rightarrow j = 3$, when $0100'' \Rightarrow j = 4$; when $0101'' \Rightarrow j = 5$; when $0110'' \Rightarrow j = 5$; when $0110'' \Rightarrow j = 6$; when $0111'' \Rightarrow j = 7$; when $1000'' \Rightarrow j = 8$; when $1001'' \Rightarrow j = 9$;

when "1010" => j := 10; when "1011" => j := 11;

```
when "1100" => j := 12;
                          when "1101" => j := 13;
                          when "1110" => j := 14;
                          when "11111" => j := 15;
                          when others \Rightarrow null;
         end case;
    if ((read from stack='1') and (write to stack='0') and (stack empty='0')) then
                          data out <= stack(i);
    elsif ((write to stack='1') and (read from stack='0') and (stack full='0')) then
                          stack(j) \le data in;
    elsif ((write to stack='1') and (read from stack='1') and (stack empty='0') and
                      (stack full='0')) then
                  stack(j) \le data in;
                  data out \leq \operatorname{stack}(i);
    end if;
          end if;
end process;
-- Component Instantiation
fourB1 <= "0001";
valone \leq 1';
fiveB1 <= "00001";
zero <= '0';
rptr add : add subber4
           port map (A=>read ptr, B =>fourB1, C IN=>zero, C OUT=>open,
                 ADD_SUB=>valone, Q_OUT=>rsum);
wptr add : add subber4
           port map (A=>write_ptr, B =>fourB1, C_IN=>zero, C_OUT=>open,
                 ADD SUB=>valone, Q OUT=>wsum);
ptr add : add subber5
          port map (A=>ptr diff, B=>fiveB1, C IN=>zero, C OUT=>open,
                 ADD SUB=>valone, Q OUT=>psum add);
ptr sub : add subber5
          port map (A=>ptr diff, B=>fiveB1, C IN=>zero, C OUT=>open,
                 ADD SUB=>zero, Q OUT=>psum sub);
unkn: process(clk, rst)
 begin
 if (rst='1') then
    read ptr \leq (others=>'0');
    write ptr \le (others =>'0');
    ptr diff \leq  (others=>'0');
   elsif (clk'event and clk='0') then
                 if ((write to stack='1') and (stack full='0') and (read from stack='0')) then
           write ptr <= wsum;
                                           --address for next clock edge
        ptr diff <= psum add;
   elsif ((write_to_stack='0') and (stack_empty='0') and (read_from_stack='1')) then
           read ptr <= rsum;
           ptr diff <= psum sub;
   elsif ((write to stack='1') and (stack empty='0') and (stack full='0') and
```

```
(read_from_stack='1')) then
read_ptr <= rsum;
write_ptr <= wsum;
ptr_diff <= ptr_diff;
end if;
end if;
end process;
```

end architecture;

Module Name : Mapcntlr.vhd

-- FILENAME : mapcntlr.vhd -- MODULE : mCntrlr

.

--The IEEE standard 1164 package, declares std_logic, rising_edge(), etc. library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all;

entity mentrlr is port(start : buffer std_logic; c1,c2,c3,c4,c5,c6,c7,c8,c9 : out std_logic; q1, q2, q3: in std_logic; On1, clr : in std_logic; Clk: in std_logic);

End mentrlr;

Architecture mcont of mcntrlr is

signal T, D : std_logic_vector(11 downto 1); signal out1,out2: std_logic; signal Din1, Din2: std_logic;

begin

```
-- Synchronous Sequential Process

-- Synchronous start circuit (negative edge triggered)

startckt: process (clk, clr)

begin

if (clr = '1') then

out1 <= '0';

out2 <= '0';

elsif (clk'event and clk='0') then

out1 <= Din1;

out2 <= Din2;

end if;
```

end process;

```
-- sequential controller flip flops (positive edge triggered)
contff: process (clk, clr)
begin
if (clr = '1') then
T <= (others=>'0');
elsif (clk'event and clk='1') then
```

 $T \leq D;$ End if: End process; -- Combinational Process comb: process (T,out1,out2, q1, q2, q3, ON1, start) begin -- Generate 'start' signal $Din1 \le ON1;$ $Din2 \le out1;$ start <= out1 and (not out2); -- Generate Flip Flop Next State Equations d(1) <= (start or (T(9) and (not q2)) or T(8) or T(11)); $D(2) \le (T(1) \text{ and } q1);$ $D(3) \le T(2);$ $D(4) \le (T(3) \text{ and } (not q3));$ $D(5) \le T(4)$ and (not q2); $D(6) \le T(5);$ $D(7) \le T(6);$ $D(8) \le T(7);$ $D(9) \le (T(1) \text{ and } (not q1)) \text{ or } (T(9) \text{ and } q2) \text{ or } (T(4) \text{ and } q2);$ $D(10) \le T(3)$ and q3; $D(11) \le T(10);$

-- Generate Control Equations

 $c1 \le T(2);$ $c2 \le T(4);$ $c3 \le T(5);$ $c4 \le T(6);$ $c5 \le T(7);$ $c6 \le T(8);$ $c7 \le T(9);$ $c8 \le T(10);$ $c9 \le T(11);$

end process;

end architecture;

Module Name : Ram_unit.vhd

library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all;

entity ram_unit is

port (Ramout : out std_logic_vector(6 downto 0); Ramin : in std_logic_vector(6 downto 0); PN : in std_logic_vector(4 downto 0); C4, c9, Dec_in, clk : in std_logic);

End ram_unit;

Architecture rams of ram unit is

```
component mapram2

port (

a: IN std_logic_VECTOR(4 downto 0);

clk: IN std_logic;

d: IN std_logic_VECTOR(6 downto 0);

we: IN std_logic;

spo: OUT std_logic_VECTOR(6 downto 0));

end component;
```

component mux_2x1 port(muxout : out std_logic; in1, in0 : in std_logic; sel : in std_logic); end component;

Signal ram_in: std_logic_vector(6 downto 0); Signal INEN: std_logic; Signal MUX_OUT, INN: std_logic; signal one : std_logic;

begin

one <= '1'; -- Instantiate 2x1 mux for CE of Ram m0: mux_2x1 port map(MUX_OUT, DEC_IN, one, INEN);

-- and gate for RW INN <= Dec_in and c9; INEN <= c4 or c9;

-- Bi-directional Buffers

ram_in <= ramin when INEN = '1' else (others=>'Z'); --ramout <= ram_out when INEN = '1' else (others=>'Z');

-- Instantiate 32x7 Ram ram1 : mapram2 port map (a =>PN, CLK => clk, D =>ram_in, WE =>INN, spo => ramout);

end architecture;

Module Name : Mapram.vhd

LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; USE STD.TEXTIO.ALL;

entity mapram2 is port (a: in std_logic_vector(4 downto 0); clk: in std_logic; d: in std_logic_vector(6 downto 0);

```
we: in std_logic;
spo: out std_logic_vector(6 downto 0));
end mapram2;
```

```
architecture ram body of mapram2 is
```

constant deep: integer := 31; type fifo_array is array(deep downto 0) of std_logic_vector(6 downto 0); signal mem: fifo_array;

```
signal addr_int: integer range 0 to 31;
```

begin
addr_int <= conv_integer(a);</pre>

```
process (clk)
begin
if clk'event and clk = '1' then
if we = '1' then
mem(addr_int) <= d;
end if;
end if;
end process;
spo <= mem(addr_int);
end ram body;
```

Module Name : reg_pl.vhd

```
-- FILENAME : reg_PL.v
-- MODULE : reg PL
--The IEEE standard 1164 package, declares std_logic, rising_edge(), etc.
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic arith.all;
use IEEE.std logic unsigned.all;
entity reg Pl is
                 out pl : buffer std logic vector(6 downto 0);
        port(
                  clk, clear : in std logic;
                  Pl_in : in std_logic_vector(6 downto 0);
                  C5 : in std logic);
End reg_pl;
Architecture regp of reg pl is
begin
Regit: process(clk, clear)
        Begin
                  If clear = '1' then
                           out pl \le (others =>'0');
                  elsif (clk'event and clk='0') then
                   if c5 = '1' then
                          out_pl <= pl_in;
```

```
else
                          out pl \le out pl;
                  end if:
                 end if;
        end process;
end architecture;
Module Name : prt_cntl.vhd
library IEEE;
use IEEE.std logic 1164.all;
entity PRT Cntl is
  port (
     Tokbus: inout STD LOGIC VECTOR (31 downto 0);
    clk : in std_logic;
    rst : in std logic;
    tbus grant: in STD LOGIC;
    --tbus req: buffer STD LOGIC;
           tbus req: inout STD LOGIC;
    tok in : out std logic vector(16 downto 0);
    Pl in : out std logic vector(6 downto 0);
    Addr : out std logic vector(7 downto 0);
    clr : out std logic;
    q2 : out std logic;
    chip on : out std logic;
    nxt token : in std logic vector(22 downto 0)
  ):
end PRT_Cntl;
architecture PRT_Cntl_arch of PRT_Cntl is
component mapbuf
        port (
        din: IN std_logic_VECTOR(24 downto 0);
        clk: IN std logic;
        wr en: IN std logic;
        rd_en: IN std_logic;
        ainit: IN std logic;
        dout: OUT std logic VECTOR(24 downto 0);
        full: OUT std logic;
        empty: OUT std logic);
end component;
signal w en : std logic;
signal tline in, tline out : std logic vector(31 downto 0);
type optype is (reset, Ld Ram, Operate, Hold, Normal);
signal op : optype;
signal tok buf, tok temp, bufout : std logic vector(24 downto 0);
constant lcl addr : std logic vector(6 downto 0) := "0000001";
constant Load R : std logic vector(5 downto 0) := "111010";
type jbuf is array(1 downto 0) of std logic vector(15 downto 0);
signal join buf: jbuf;
signal join0 avl, join1 avl : std logic;
signal buf_num, full, empty1, we, re : std_logic;
```

signal out buf : std logic vector(31 downto 0);

begin

```
tline in \leq Tokbus when w en = '0' else (others=>'0');
 Tokbus \leq tline out when w en = '1' else (others=>'Z');
 chip on \leq 1';
 w_en <= '1' when (tbus_grant='1' and tbus_req='1') else
       '0';
Inbuf : mapbuf port map (din => tok_buf,clk => clk,wr_en => we,rd_en => re,
                             ainit => rst,dout => bufout,full => full,
                             empty => empty1);
  iptproc: process (clk, tline in, rst, full)
     begin
        if rst = '1' then
            we <= '0';
            tok buf \leq  (others=>'0');
       elsif (clk'event and clk='1') then
          if tline in(30 \text{ downto } 24) = lcl \text{ addr then}
            tok buf \leq tline in(31)&tline in(23 downto 0);
            if full = '0' then
             we <= '1';
                                                          --place Token in buffer
            else
             we <= '0';
            end if;
          else
                 we <= '0';
                 tok buf \leq  (others=>'0');
                   end if;
            end if;
         end process;
 control: process (rst, clk, op, empty1)
         variable cont, ld delay, del2, inpt delay, inpt del2 : boolean;
         begin
           if rst = 1' then op \leq reset;
           elsif (clk'event and clk='1') then
              case (op) is
                   when reset \Rightarrow clr \leq '1';
                                  q2 <= '0'; re <= '0';
                                  cont := false;
                                  ld delay := false;
                                  del2 := false; inpt del2 := false;
                                  inpt delay := false;
                                  tok_temp <= (others=>'0');
                                  tbus req \leq 0';
                                  buf num \leq 0';
                                  out buf \leq= (others=> '0');
                                  tok in \leq (others = >'0');
                                  Pl in \leq (others = >'0');
                                  Addr \leq  (others \geq 0');
                                  join buf(0) \le (others =>'0');
                                  join buf(1) \le (others =>'0');
```

```
join 0 avl \leq 1';
              join1 avl \leq 1';
              op <= Operate;
when Operate \Rightarrow clr \ll '0';
         q2 <= '0';
         tok in \leq (others = >'0');
              Pl in \leq  (others=>'0');
              Addr \leq  (others \geq 0');
         if (tbus grant = '1' and tbus req = '1') then
           tline out <= out buf;
           out \overline{buf} \ll (others \gg '0');
           re <= '0';
           op \leq Operate;
         elsif (empty1 = '0' and inpt delay = false) then
           re <= '1';
                                               --get token from queue
           inpt_delay := true;
           op <= Operate;
         elsif (inpt delay = true and inpt del2 = false) then
           re <= '0';
           inpt del2 := true;
           op <= Operate;
         elsif (inpt del2 = true) then --parse read token
           if (bufout(24 \text{ downto } 19)) = \text{Load } R then
                                               --Load RAM token
                  tok temp <= bufout;
                  inpt delay := false;
                  op \leq Ld Ram;
           elsif bufout(24) = '1' then
                                               --hold token
              tok temp <= bufout;
              inpt delay := false;
              op \leq Hold;
           else
              tok temp <= bufout;
              inpt delay := false;
              op \leq Normal;
                                                         --normal token
           end if:
           inpt delay := false;
           inpt del2 := false;
         else
                  re <= '0':
                  op \leq Operate;
                                                        --wait for token
         end if;
when Ld Ram =>
                           clr <= '0';
                  q2 <= '1';
                  re <= '0';
                  if (ld delay = false and del2 = false) then
                     op <= Ld Ram;
                     ld delay := true;
                  elsif (ld delay = true and del2 = false) then
                     op <= Ld Ram;
                     del2 := true;
                  else
                     Pl in \leq tok temp(14 downto 8);
                     Addr \leq tok temp(7 downto 0);
                     tok in \leq (others = >'0');
```

```
op <= Operate;
                    del2 := false;
                    ld delay := false:
                    --tok temp <= (others=>'0');
                  end if:
when Normal \Rightarrow clr \leq '0';
                  q2 <= '0';
                  re <= '0':
                  tok in(13) \le tok temp(24);
                  tok in(12 downto 8) \leq tok temp(20 downto 16);
                  tok in(7 downto 0) \leq tok temp (7 downto 0);
                  tok in(16 downto 14) \leq tok temp(23 downto 21);
                  Pl in \leq (others = >'0');
              Addr \leq  (others=> '0');
              --tok buf \leq  (others=>'0');
              op \leq Operate;
when Hold \Rightarrow clr \leq '0';
              q2 <= '0'; re <= '0';
              Pl in \leq (others=>'0');
              Addr \leq  (others=> '0');
              if (cont = true) then
                                                        --send 2nd token in join
                tok in(16 downto 14) \leq 000";
                tok in(13) \le 1';
                if buf num = '0' then
                  tok in(12 downto 0) \leq join buf(0)(12 downto 0);
                  join 0 \text{ avl} \leq 1';
                  join_buf(0) <= (others=>'0');
                else
                  tok in(12 \text{ downto } 0) \le join buf(1)(12 \text{ downto } 0);
                  join1 avl \leq 1';
                  join buf(1) \le (others =>'0');
                end if;
                cont := false;
                op \leq Operate:
              elsif tok_temp(23 downto 16) = join_buf(0)(15 downto 8) then
                                               --send first token
                tok in(13) \le 0';
                    tok in(12 downto 8) \leq tok temp(20 downto 16);
                    tok in(7 downto 0) \leq tok temp(7 downto 0);
                    tok in(16 downto 14) \leq tok temp(23 downto 21);
                    cont := true;
                    buf num \leq 0';
                    --tok buf \leq (others = >'0');
                    op \leq Hold;
              elsif tok temp(23 downto 16) = join buf(1)(15 downto 8) then
                                               --send first token
                tok in(13) \le 0';
                    tok in(12 downto 8) \leq tok temp(20 downto 16);
                    tok in(7 downto 0) \leq tok temp(7 downto 0);
                    tok in(16 downto 14) \leq tok temp(23 downto 21);
                    cont := true;
                    buf num \leq 1';
                    --tok buf \leq  (others=>'0');
                    op \leq Hold;
```

```
elsif (cont = false and join0 \text{ avl} = '1') then --wait for other token
                    join buf(0)(15 \text{ downto } 8) \le tok temp(23 \text{ downto } 16);
                   join buf(0)(7 \text{ downto } 0) \le tok temp(7 \text{ downto } 0);
                   join0 avl \leq 0';
                    --tok buf \leq  (others=>'0');
                    op <= Operate;
                 elsif (cont = false and join1 avl = '1') then --wait for other token
                    join buf(1)(15 \text{ downto } 8) \le tok temp(23 \text{ downto } 16);
                    join buf(1)(7 \text{ downto } 0) \le tok temp(7 \text{ downto } 0);
                   join1 avl <= '0';
                    --tok buf \leq  (others=>'0');
                    op \leq Operate;
                                                          --join buffer overflow
                 else
                       --tok buf \leq (others = >'0');
                       op <= Operate;
                 end if;
    end case;
    tbus req \leq 1';
else
     tbus req \leq 0';
end if;
out buf(31) \le 0';
    out buf(30 downto 24) <= nxt token(14 downto 8);
    out buf(23 \text{ downto } 21) \leq nxt \text{ token}(22 \text{ downto } 20);
    out buf(20 downto 16) <= nxt token(19 downto 15);
```

out_buf(7 downto 0) <= nxt_token(7 downto 0);</pre>

out buf(15 downto 8) <= "00000000";

end if; end process;

end PRT_Cntl_arch;

Appendix B: Application 1: Acyclic Process Flow Graph Model

Sets of Table Load, Table Input and Load PRT tokens to be fed in the LUT are as follows:

For CE0:

Process Number	Table Load	Table Input	Load PRT
P1	83f80003	83f04430	81d0030c
P2	83f80017	83F08800	81D00314
P3	83F80024	83F0CA00	81D0031B
P6	83F80232	83F18E00	81D00334
P7	83F80039	83F1C000	81D0033C

For CE1:

Process Number	Table Load	Table Input	Load PRT
P1	82f80003	82f04430	81D0020B
P2	82f80117	82F08800	81D00213
P3	82F80024	82F0CA00	81D0021C
P6	82F80232	82F10E00	81D00233
P7	82F80039	82F1C000	81D0023D

For CE2:

Process Number	Table Load	Table Input	Load PRT
P5	84F80104	84F14C00	81D0042B

For CE3:

Process Number	Table Load	Table Input	Load PRT
P4	85F80104	85F10C00	81D00523

Contents of Instruction Memory:

Process P1:

Instruction Memory Address	Data	Operation
3	0300	INPUT MEM[R3]
4	AF00	INC R3
5	0300	INPUT MEM[R3]
6	AF00	INC R3
7	0300	INPUT MEM[R3]

8	AF00	INC R3
9	0300	INPUT MEM[R3]
А	AF00	INC R3
В	0300	INPUT MEM[R3]
С	AF00	INC R3
D	0300	INPUT MEM[R3]
Е	AF00	INC R3
F	0300	INPUT MEM[R3]
10	AF00	INC R3
11	0300	INPUT MEM[R3]
12	AF00	INC R3
13	0300	INPUT MEM[R3]
14	AF00	INC R3
15	0300	INPUT MEM[R3]
16	3000	JUMP #0

Process P2:

Instruction Memory Address	Data	Operation
17	7300	LD R0, MEM[R3]
18	AF00	INC R3
19	1000	ADD R0, MEM[R3]
1A	AF00	INC R3
1B	1000	ADD R0, MEM[R3]
1C	AF00	INC R3
1D	1000	ADD R0, MEM[R3]
1E	AF00	INC R3
1F	1000	ADD R0, MEM[R3]
20	BF06	ADD R3, #6
21	2000	STORE MEM[R3], R0
22	6300	OUTPUT MEM[R3]
23	3000	JMP #0

Process P3:

Instruction Memory Address	Data	Operation
24	BF05	ADD R3, #5
25	7300	LD R0, MEM[R3]
26	AF00	INC R3
27	1000	ADD MEM[R3], R0
28	AF00	INC R3
29	1000	ADD MEM[R3], R0
2A	AF00	INC R3
2B	1000	ADD MEM[R3], R0
2C	AF00	INC R3

2D	1000	ADD MEM[R3], R0
2E	BF02	ADD R3, #5
2F	2000	STORE MEM[R3], R0
30	6300	OUTPUT MEM[R3]
31	3000	JMP #0

Process P6:

Instruction Memory Address	Data	Operation
32	BF0A	ADD R3, #10
33	7300	LD R0, MEM[R3]
34	AF00	INC R3
35	5000	SUB MEM[R3], R0
36	AF00	INC R3
37	2000	STORE MEM[R3], R0
38	3000	JMP #0

Process P7:

Instruction Memory Address	Data	Operation
39	BF0C	ADD R3, #12
3A	6300	OUTPUT MEM[R3]
3B	3000	JMP #0

Process P4: Multiplication

Instruction Memory Address	Data	Operation
04	000A	OFFSET ADDITION
05	0002	MULTIPLICAND VAL

Process P5: Division

Instruction Memory Address	Data	Operation
04	000B	OFFSET ADDITION
05	0002	DIVISOR VAL

Contents of the shared data memory:

For the copy 1 of application, the data stored in the data memory is decimal '2' from location x''03'' to x''0C''. The data location after addition of first five numbers is stored in location x''0D'' and similarly the result of the addition of the next five numbers is stored at x''0E''.

The value changes after the division and multiplication process takes place. The table shows the values before and after the division and multiplication operation. The final result decimal '15' is stored at location x"0F".

Address Location	Result before Multiplication and division (decimal)	Result after multiplication and division (decimal)
0D	10	20
0E	10	5

For the copy 2 of application, the data stored in the data memory is decimal '2' from location x"11" to x"1A". The data location after addition of first five numbers is stored in location x"1B" and similarly the result of the addition of the next five numbers is stored at x"1C".

The value changes after the division and multiplication process takes place. The table shows the values before and after the division and multiplication operation. The final result decimal '15' is stored at location x"1D".

Address Location	Result before Multiplication and division (decimal)	Result after multiplication and division (decimal)
1B	10	20
1C	10	5

Application 2: Cyclic Process Flow Graph Model

Sets of Table Load, Table Input and Load PRT tokens to be fed in the LUT are as follows:

For CE0:

Process Number	Table Load	Table Input	Load PRT
P1	83f80003	83f04440	81d0030c
P2	83f8010D	83F08600	81D00314
Р3	83F80014	83F0C406	81D0031C
P4	83f8011B	83f10A00	81D00324
P5	83F80023	83F14806	81D0032C
P6	83F8022A	83F18000	81D00334

For CE1:

Process Number	Table Load	Table Input	Load PRT
P1	82F80003	82F04440	81d0020B
P2	82F8010D	82F08600	81D00213
P3	82F80014	82F0C406	81D0021B
P4	82Ff8011B	82F10A00	81D00223
P5	82F80023	82F14806	81D0022B
P6	82F8022A	82F18000	81D00233

Contents of Instruction Memory:

Process P1:

Instruction Memory Address	Data	Operation
3	0300	INPUT MEM[R3]
4	AF00	INC R3
5	0300	INPUT MEM[R3]
6	AF00	INC R3
7	0300	INPUT MEM[R3]
8	AF00	INC R3
9	0300	INPUT MEM[R3]
А	AF00	INC R3
В	0300	INPUT MEM[R3]
С	3000	JUMP #0

Process P2:

Instruction Memory Address	Data	Operation
D	7300	LD R0, MEM[R3]
Е	BF02	ADD R3, #2
F	1000	ADD MEM[R3], R0
10	Cf02	SUB R3, #2
11	2000	STORE MEM[R3], R0
12	6300	OUTPUT MEM[R3]
13	3000	JMP #0

Process P3:

Instruction Memory Address	Data	Operation
14	BF04	ADD R3, #4
15	7300	LD R0, MEM[R3]
16	CF04	SUB R3, #4
17	8000	IS R0= MEM[R3]
18	2000	STORE MEM[R3], R0
19	6300	OUTPUT MEM[R3]
1A	3000	JMP #0

Process P4:

Instruction Memory Address	Data	Operation
1b	BF01	ADD R3, #1
1C	7300	LD R0, MEM[R3]
1D	Af00	INC R3
1E	5000	SUB R0,MEM[R3]
1F	CF01	SUB R3, #1
20	2000	STORE MEM[R3], R0
21	6300	OUTPUT MEM[R3]
22	3000	JMP #0

Process P5:

Instruction Memory Address	Data	Operation
23	BF03	ADD R3, #3
24	7300	LD R0, MEM[R3]
25	CF02	SUB R3,#2
26	8000	IS R0= MEM[R3]

27	2000	STORE MEM[R3], R0
28	6300	OUTPUT MEM[R3]
29	3000	JMP #0

Process P6:

Instruction Memory Address	Data	Operation
2A	7300	LD R0, MEM[R3]
2B	6300	OUPUT MEM[R3]
2C	AF00	INCR R3
2D	6300	OUPUT MEM[R3]
2E	3000	JMP #0

Application 3: Proving the concept of Multiple Forking for the HDCA

Sets of Table Load, Table Input and Load PRT tokens to be fed in the LUT are as follows:

For CE0

Process Number	Table Load	Table Input	Load PRT
P1	83f80003	83f04430	81d0030c
P2	83f8000F	83F08E00	81D00314
P3	83F80016	83F0C850	81D0031C
P4	83F80118	83F11000	81D00324
P5	83F80120	83F15000	81d0032C
P8	83F80328	83F20C00	81D00344
P6	83F80230	83F18000	81D00334

For CE1

Process Number	Table Load	Table Input	Load PRT
P1	82f80003	82f04430	81d0020B
P2	82f8000F	82F08E00	81D00213
P3	82F80016	82F0C850	81D0021C
P4	82F80118	82F11000	81D00223
P5	82F80120	82F15000	81d0022B
P8	82F80328	82F20C00	81D00243
P6	82F80230	82F18000	81D00234

For Multiplier CE

Process Number	Table Load	Table Input	Load PRT
P7	85f80104	85F1CC00	81d0053C

Process P1:

Instruction Memory Address	Data	Operation
3	0300	INPUT MEM[R3]
4	AF00	INC R3
5	0300	INPUT MEM[R3]
6	AF00	INC R3
7	0300	INPUT MEM[R3]
8	AF00	INC R3
9	0300	INPUT MEM[R3]
А	AF00	INC R3
В	0300	INPUT MEM[R3]
С	AF00	INC R3
D	0300	INPUT MEM[R3]
Е	3000	JUMP #0

Process P2:

Instruction Memory Address	Data	Operation
F	7300	LD R0, MEM[R3]
10	AF00	INC R3
11	1000	ADD R0, MEM[R3]
12	BF06	ADD R3, #6
13	2000	STORE MEM[R3], R0
14	6300	OUTPUT MEM[R3]
15	3000	JMP #0

Process P3:

Instruction Memory Address	Data	Operation
16	D300	DELAY
17	3000	JMP #0

Process P4:

Instruction Memory Address	Data	Operation
18	BF02	ADD R3, #2
19	7300	LD R0, MEM[R3]
1A	AF00	INC R3
1B	1000	ADD MEM[R3], R0
1C	BF0E	ADD R3,#14
1D	2000	STORE MEM[R3], R0
1E	6300	OUTPUT MEM[R3]
1F	3000	JMP #0

Process P5:

Instruction Memory Address	Data	Operation
20	BF04	ADD R3, #4
21	7300	LD R0, MEM[R3]
22	AF00	INC R3
23	1000	ADD MEM[R3], R0
24	BF16	ADD R3, #22
25	2000	STORE MEM[R3], R0
26	6300	OUTPUT MEM[R3]
27	3000	JMP #0

Process P8:

Instruction Memory Address	Data	Operation
28	BF11	ADD R3, #17
29	7300	LD R0, MEM[R3]
2A	BF0A	ADD R3, #10
2B	5000	SUB MEM[R3], R0
2C	BF0A	ADD R3, #10
2D	2000	STORE MEM[R3], R0
2E	6300	OUTPUT MEM[R3]
2F	3000	JMP #0

Process P6:

Instruction Memory Address	Data	Operation
30	BF07	ADD R3, #7

31	7300	LD R0, MEM[R3]
32	BF1E	ADD R3, #30
33	1000	ADD MEM[R3], R0
34	BF14	ADD R3, #20
35	2000	STORE MEM[R3], R0
36	6300	OUTPUT MEM[R3]
37	3000	JMP #0

Process P7:

Contents of Instruction Memory for Multiplier CE

Instruction Memory Address	Data	Operation
04	0007	OFFSET ADDITION
05	0004	MULTIPLICAND VALUE

One command token was entered for the test bench and its value was x"01010003"

Final Results in the Shared Data Memory is "16" at location "60".

References

- George Broomell and J. Robert Heath, "Classification Categories and Historical Development of Circuit Switching Topologies", ACM Computing Surveys, Vol.15, No.2, pp. 95-133, June 1983.
- J. Robert Heath, Paul Maxwell, Andrew Tan, and Chameera Fernando, "Modeling, Design, and Experimental Verification of Major Functional Units of a Scalable Run-Time Reconfigurable and Dynamic Hybrid Data/Command Driven Single-Chip Multiprocessor Architecture and Development and Testing of a First-Phase Prototype", Private Communication, 2002.
- J. Robert Heath, George Broomell, Andrew Hurt, Jim Cochran, Liem Le, "A Dynamic Pipeline Computer Architecture for Data Driven Systems", *Research Project Report*, Contract No. DASG60-79-C-0052, University of Kentucky Research Foundation, Lexington, KY 40506, Feb., 1982
- Abd- El-Barr and El- Rewini, *Computer Design and Architecture*, draft manuscript, John Wiley 2004. <u>http://engr.smu.edu/~rewini/8380/</u>
- Xiaohui Zhao, "Hardware Description Language Simulation and Experimental Hardware Prototype Validation of a First Phase Prototype of a Hybrid/Data Command Driven Architecture", *Masters Project*, University of Kentucky, Lexington, KY, Feb. 2003.
- Venugopal Duvvuri, "Design, Development, and Simulation/Experimental Validation of a Crossbar Interconnection Network for a Single – Chip Shared Memory Multiprocessor Architecture", *Masters Project*, University of Kentucky, June 2002.
- Sridhar Hegde, "Functional Enhancement and Applications Development for a Hybrid Heterogenous Single-Chip Multiprocessor Architecture", *Masters Thesis*, University of Kentucky, Lexington, KY, December 2004.
- 8. http://www.ee.uwa.edu.au/~maceyb/aca319-2002/handouts/Section4.pdf
- 9. http://www3.informatik.uni-erlangen.de/Lehre/RA/SS2001/Skript/05a-interconn1.pdf
- 10. http://www.cosc.brocku.ca/Offerings/3P93/notes/4-Interconnect.doc
- 11. www.comp.nus.edu.sg/~cs4231/lec/l01.pdf
- 12. B.Monien, R.Feldmann, R.Klasing, R.Luling, "Parallel Architectures: Design and Efficient Use." Department of Computer Science, University of Paderborn, Germany.

- 13. www.cs.ucsd.edu/classes/fa01/cs260
- 14. www.cs.colostate.edu/~cs575dl/lects/lec3.ppt
- 15. Paul Maxwell, "Design Enhancement, Synthesis and Field Programmable Gate Array Post Implementation Simulation Verification of a Hybrid Data/Command Driven Architecture.", *Masters Project*, Department of Electrical Engineering, University of Kentucky, Lexington KY, 2001.
- 16. J.R.Heath, S.Ramamoorthy, C.E.Stroud and A.Hurt, "Modeling, Design and Performance Analysis of a Parallel Hybrid Data/Command Driven Architecture System and its Scalable Dynamic Load Balancing Circuit", *IEEE Trans. On Circuits and Systems, II: Analog and Digital Signal Processing*, Vol. 44, No.1, pp. 22 -40, Januar, 1997.
- J.R. Heath and B. Sivanesa, "Development, Analysis, and Verification of a Parallel Hybrid Data-flow Computer Architectural Framework and Associated Load Balancing Strategies and Algorithms via Parallel Simulation", *SIMULATION*, Vol. 69, No. 1, pp. 7-25, July, 1997.
- Xiaohui Zhao, J. Robert Heath, Paul Maxwell, Andrew Tan, and Chameera Fernando, "Development and First-Phase Experimental Prototype Validation of a Single- Chip Hybrid and Reconfigurable Multiprocessor Signal Processor System", *Proceedings of the 2004 IEEE Southeastern Symposium on System Theory*, Atlanta, GA, 5pps, March 14-16, 2004.

Vita

<u>Author's Name</u> – Kanchan P.Bhide <u>Birthplace</u> - Mumbai, India <u>Birthdate</u> - September 14, 1978

Education

Bachelor of Science in Electrical Engineering Sardar Patel College of Engineering, University of Mumbai, India June - 2000

Honors, Awards and Activities

Recipient of BIACS (**B**lueGrass Indo American Civic Society) Shashi Sathaye Memorial Scholarship for excellence in academics (2002) at University of Kentucky.