#### New Jersey Institute of Technology

# Digital Commons @ NJIT

**Theses** 

**Electronic Theses and Dissertations** 

Spring 5-31-1982

# Pattern generation and fault detection in digital circuits using a microprocessor

Syed Riffat Ali New Jersey Institute of Technology

Follow this and additional works at: https://digitalcommons.njit.edu/theses



Part of the Electrical and Electronics Commons

#### **Recommended Citation**

Ali, Syed Riffat, "Pattern generation and fault detection in digital circuits using a microprocessor" (1982). Theses. 1467.

https://digitalcommons.njit.edu/theses/1467

This Thesis is brought to you for free and open access by the Electronic Theses and Dissertations at Digital Commons @ NJIT. It has been accepted for inclusion in Theses by an authorized administrator of Digital Commons @ NJIT. For more information, please contact digitalcommons@njit.edu.

# **Copyright Warning & Restrictions**

The copyright law of the United States (Title 17, United States Code) governs the making of photocopies or other reproductions of copyrighted material.

Under certain conditions specified in the law, libraries and archives are authorized to furnish a photocopy or other reproduction. One of these specified conditions is that the photocopy or reproduction is not to be "used for any purpose other than private study, scholarship, or research." If a, user makes a request for, or later uses, a photocopy or reproduction for purposes in excess of "fair use" that user may be liable for copyright infringement,

This institution reserves the right to refuse to accept a copying order if, in its judgment, fulfillment of the order would involve violation of copyright law.

Please Note: The author retains the copyright while the New Jersey Institute of Technology reserves the right to distribute this thesis or dissertation

Printing note: If you do not wish to print this page, then select "Pages from: first page # to: last page #" on the print dialog screen



The Van Houten library has removed some of the personal information and all signatures from the approval page and biographical sketches of theses and dissertations in order to protect the identity of NJIT graduates and faculty.

# PATTERN GENERATION AND FAULT DETECTION IN DIGITAL CIRCUITS USING A MICROPROCESSOR

by Syed Riffat Ali

Dissertation submitted to the Faculty of the Graduate School of the New Jersey Institute of Technology in partial fulfillment of the requirements for the professional degree of Electrical Engineer

## APPROVAL SHEET

	attern Gene sing a Micr	ration and Fault Detection in D oprocessor	igital Circuits
Name of Candidate:	<del>-</del>	t Ali al Degree of Electrical Enginee	r, 1982
Thesis and Abstract	Approval:	Dr. J. Frank Assistant Professor Electrical Engineering	Date
			Date

#### VITA

Name: Syed Riffat Ali.

Degree and date to be conferred: Deg. Elect. Engg., 1982.

Secondary education: Notre Dame College, 1963.

Collegiate institutions attended	Dates	Degree	Date of Degree
East Pakistan University of Engineering Technology	1963-1967	B. S. E. E.	October 1967
Tuskegee Institute	1968-1971	M.S.E.E.	September 1971
New Jersey Institute of Technology	1972-1982	Deg.E.E.	May 1982

Major: Electrical Engineering.

Publications: 1. A thesis on Single Side Band Exciter (B.S.E.E. Thesis).

2. The Study of the Performance of a System Having Multiple Nonlinearities Using Describing Function Technique (M.S.E.E. Thesis).

Positions held: R & D Engineer

#### ABSTRACT

Title of Thesis: Pattern Generation and Fault Detection in Digital Circuits Using a Microprocessor

Syed Riffat Ali, Professional Degree of Electrical Engineer, 1982

Thesis directed by: Assistant Professor J. Frank

The main object of this Professional Project was to establish a microcomputer based system which could detect faults in digital circuits. Hardware and software for the Motorola 6800 microcomputer system was fully developed. Node level diagnostic programs were then used to pump known "Bit Patterns" into digital circuits and responses recorded via Pseudorandom binary sequence generator using CRC code. This method also known as "Signature Analysis" was then applied to detect faults successfully in Universal Asynchronous Receiver Transmitter or UART Circuits.

TO: MY JAAN

- i -

#### ACKNOWLEDGEMENT

The author wishes to acknowledge the help rendered by his advisor Dr. J. Frank, without whose constant direction, dedication and understanding this project would have been an impossibility in the true sense of the word.

The author also wishes to thank Dr. E. M. Rips and Dr. W. H. Ball for their patient attention and help.

The greatest sacrifice, however, was rendered by my dear wife Ishrat, who lived through my lack of attention, indifference to house chores, etc., during the last two years of this project. Above all I am grateful for her encouragement which finally pushed me into finishing this project.

Last, but not least, I would like to thank Ms. Judi Engelhardt for her excellent typing and proofreading of my manuscript.

## TABLE OF CONTENTS

		Page
INTRODUC	CTION	. 1
LIST OF	FIGURES	V-
ACKNOWLE	EDGMENT	ii
Chapter		
I.	Faults in Digital Circuits	. 2
	Brief Survey of Techniques which can be Applied for Detection of Faults in Digital Circuits	
	Limitations of Conventional Techniques	
II.	Signature Analysis	. 11
	Signature Analysis Signature Analysis - Formal Definition Pseudorandom Binary Sequence (PRBS) PRBS Generator Error Detection by PRBS Top Selection of PRBS Generator Probability of Error Detection in Signature Analysis	
III.	Description of a Signature Analysis System	. 19
	Proposed System Description of the Basic System Description of Additional Hardware and Software Required for the Signature Analysis System	
IV.	Diagnostic Bus Interface	. 23
	Peripheral Interface Adapter Internal Organization of PIA PIA Operating Modes PIA Internal Registers Parallel Interface Circuit I/O Decoder Circuit Operational Note Interfacing the Diagnostic Interface to the Signature Analysis System	

																	Р	age
٧.	Signatu	ıre Ana	lysis	Modi	ıle										•			32
	System Definit Signals Signal Procedu	ion of , Cloc	Key k Sig	naĬ,	Star	rt S	Sigr	na I				red						
VI.	Circuit	: Under	Test		•				•		•	•	•	•	-		٠	37
	Special Special																	
CONCLUSI	ON				•	•		•	•			•				•	•	41
APPENDIX	Α				•					•	•	•		•	•	٠		42
SS50 -	S100 Bu	s Conv	ersio	n De	sign													
APPENDIX	В				•			•		•					•		•	46
Softwa	re for t	he Sig	natur	e An	alys:	is S	Syst	em										
LIST OF	REFERENC	ES .														•		55

# LIST OF FIGURES


Figur	e					Рa	ge
1.	A Simplified Block Diagram of the Diagnostic System			•	•		1
2.	OR, and Function Tables		•				4
3.	D-Cube Fault	•	•				5
4.	Diagnostic Tree	•	•		•		6
5.	Reduced Tree	•	•	•	•	-	7
6.	Flow Table	•		•			7
7.	Detection of s-a-l Fault		•	•	•		8
8.	Success or Tree Fault		•	•			9
9.	PRB Sequence	•			w,		12
10.	Selection of TAP for $T(X) = \chi^{16} + \chi^{12} + \chi^{9} + \chi^{7} + 1$	•	•	•	•		14
11.	20-Bit Sequence Generating a Signature	•			•		15
12.	Probability of Detection of Errors for Signature And	aly	sis				
	for K = 16 for PRBS Generator					•	18
13.	The Signature Analysis System						20
14.	MC6820 PIA I/O Diagram		•	•			23
15.	I/O PORTS		•		•		25
16.	Internal Registers of PIA		•	•	•		26
17.	Control Register Interpretation		•	•	•		28
18.	Diagnostic Interface Block Diagram	•	•				31
19.	Signature Analysis Module	•	•	•	•		32
20.	Signature Collection System	•		•	•		34
21.	Signature Schematic of the Circuit Under Test						40

#### INTRODUCTION

The main object of the project will be to establish a Microcomputer based system which will be able to diagnose a faulty digital system by pumping a known "bit pattern" into the digital system, recording the system response at various "strategic points" in a "good" system and then comparing the same response in a "faulty" system, and then diagnosing the faulty component.

The proposed "Diagnostic System" must have the following capabilities:

- 1. It should be capable of generating test patterns.
- 2. It should be able to apply the patterns to a "client" system and collect responses and store them.
- 3. It should be able to compare the patterns of a "good" system to a "faulty" one, diagnose the faulty system and detect the faulty element.
- 4. Finally, the system should be able to diagnose itself, before proceeding to diagnose a faulty system.



 $\overline{\text{FIG. 1}}$  A Simplified Block Diagram of the Diagnostic System

#### CHAPTER 1

#### FAULTS IN DIGITAL CIRCUITS

The prime requirement of a digital system is the ability to operate correctly over a sufficiently long period of time. This requirement becomes stringent in communication systems and computers that operate in real time. To meet this requirement the system has to be tested from time to time to determine if it is functioning properly. The fault, if any, should be detected and the faulty unit should be repaired or replaced.

The set of tests used should be complete and should be capable of detecting any fault that is likely to occur.

The set should be made as small as possible in order to minimize the time required for this maintenance function.

The number of tests required will obviously depend on the type of circuit involved. Redundant circuits where faults are masked should also be considered in the tests.

Digital circuits are normally divided into two basic classes:

- 1. Combinational Circuits
- 2. Sequential Circuits

A Combinational Circuit has no feedback loops. A Combinational function  $Z_i$  of a set of variable  $(y_i, y_2 ---- y_n)$  depends only on the present value of inputs, i.e.,  $Z_i = f_i(y_1, y_2 ---- y_n)$ . A Combinational Circuit can be represented by Truth table, Karnaugh map, etc.

In a Sequential Circuit the output not only depends on present values of input but also on the past values of the input. The past values of the inputs

are represented by the internal status of the Sequential Circuit.

Two different models of sequential machines have been presented by Mealy and Moore.

In the Mealy machine the output at any time is dependent on the input and internal state at that time, and in the Moore machine the output is a function of only the internal state.

# <u>Brief Survey of Different Methods Used for Test Derivation for Combinational</u> Circuits

The faults will be of the following types:

- 1. Stuck at zero (s-a-0)
- 2. Stuck at one (s-a-1)

#### Truth Table Method

This method compares the truth tables of normal and faulty circuits. Suppose that the inputs to a combinational circuit are  $x_1, x_2 - - - x_n$  and outputs are  $Z_1, Z_2 - - - Z_m$  where  $Z_i = f_i$   $(x_1, x_2 - - - x_n)$ , i = 1, 2 - - m. For a set of faults F and any fault d F, let  $Z_i^d = f_i^d$   $(x_1, x_2 - - - x_n)$  be the value of the  $i^{th}$  output when the fault d is present. Then an input vector  $x^j = (x_1^j, x_2^j - - x_n^j)$  is a test for detecting the fault d if and only if

 $f_i\ (x^j) \oplus f_i^d\ (x^j) = 1 \ \text{for some i, } 1 \le i \le m \ \text{where} \ \ \oplus \text{represents the}$  Exclusive - or Operator.

#### Method of Boolean Differences

The Boolean difference of a Function  $F(x_1,x_2---x_n)$  with respect to one of its inputs  $x_i$  (denoted a  $dF(x)/dx_i$ ) is defined as:

$$\frac{dF(x)}{dx_1} = F(x_1, x_2, \dots, x_n) \oplus F(x_1, x_2, \dots, x_n); \text{ for the } i^{th} \text{ component.}$$

The Boolean difference is not a derivative but a notation.


 $dF(x)/dx_i = 0$ , means that F is independent of  $x_i$ . and  $dF(x)/dx_i = 1$ , means that input affects output.

The set of tests for a fault on  $x_i$  can be represented by the following:

$$x_i = \frac{dF(x)}{dx_i}$$
 for  $x_i$  s-a-0

and 
$$x_i = \frac{dF(x)}{dx_i}$$
 for  $x_i = s-a-1$ 

For example, consider the circuit shown in Fig. 2.



The output F for the above circuit is given by:

$$F = (x_3 + x_2) \overline{x_1} = \overline{x_1} h; \frac{dF}{dh} = \overline{x_1}$$

Now the test for h s-a-0 would be:

$$h \frac{dF}{dh} = (x_3 + x_2) \overline{x_1} = \overline{x_1} x_3 + \overline{x_1} x_2$$

And test for h s-a-l would be:

$$\overline{h} \frac{dF}{dh} = (\overline{x}_3 + \overline{x}_2) \overline{x}_1 = \overline{x}_1 \overline{x}_3 \overline{x}_2$$

#### Path Sensitizing

Derivation of the test using Path Sensitizing is established by assigning a value opposite to the fault condition. A value of "l" is assigned to a terminal with s-a-O fault and a "O" for a s-a-l fault. A path is chosen from the fault to one of the output terminals. The inputs to the gates along this path are assigned values so as to propogate any change on the faulty terminal along the chosen path to the output terminal.

The path is now said to be sensitized. One or more tests for detecting the fault are obtained by determining network inputs which will produce the desired values on the gate inputs along the sensitized path. If a unique set of inputs is not obtained, the process is repeated and a different path is chosen for sensitizing.

#### D-Algorithm

The symbol D is used to represent a signal that is 1 in the normal circuit and 0 in the faulty circuit. The symbol  $\overline{D}$  is used to represent the signal which is normally 0 and 1 when faulty. And in using D-Algorithm, the OR and AND functions can be represented by tables shown in Fig. 2a and Fig. 2b.

+	0	1	D	D
0	0	1	D	D
7	7	7	1	1
D	D	1	D	1
D	<u>d</u>	1	7	D

OR - Function

Fig. 2a

Input functions are read on the row and column sides of the tables within the bold lines. The tables shown are only good for two input gates. The mid part of the table defines the output in D-Algorithm. For example input of "O" and "D" will cause the output to be "D" for the OR-function and "O" for the AND-function, etc.

	0	1	D	D
0 :	0	0	O	0
]	0	1	D	D
D	0	D .	D	0
D .	0	D	0	D

AND - Function

Fig. 2b

Using the D-Algorithm one should identify two special types of inputs to a logic block.

The first type consists of those inputs which cause the output of the block to be different (assuming single output blocks) from its normal value and these inputs are called PRIMITIVE D-Cubes of the fault.

And in case the fault propagates to the output, i.e., assuming that the output depends on more than one input, the inputs are called PROPAGATION D-Cubes of a block.

For example, if the output lead of a NOR gate is s-a-1, then inputs of 0 to both inputs will cause a 1 output instead of 0. This can be represented by the following D-Cube of the fault:




Fig. 3---D-Cube Fault

## <u>Diagnosing Tree</u>

The diagnosing tree is a direct graph whose nodes are tests. The outgoing branches from a node represent the different outcomes of the

particular test. For a single output circuit, there will be only two branches:

- (a) Success of the Test
- (b) Failure of the Test

And the branches will be labelled so. The diagnosing tree is continued until there is at most one fault associated with each branch.

#### Example:

Let three tests  $T_1, T_2$  and  $T_3$  be used for distinguishing between four possible faults in a circuit.




Fig. 4---Diagnosing Tree

In this example  $f_1, f_2, f_3$  and  $f_4$  are four faults picked up with test  $T_1, T_2$  and  $T_3$ . Note that MINIMIZATION can be affected in this method. Test  $T_1$  and  $T_2$  both detect fault  $f_1$ , therefore  $T_1$  test is redundant. And, therefore, the




Fig. 5---Reduced Tree

# Brief Survey of Different Methods Used for Test Derivation for Sequential Circuits

In a sequential circuit the outputs are dependent not only on its inputs but also on its INTERNAL STATE. The internal state is represented by the combination of signals on feedback leads. The derivation of fault-detection and diagnostic tests for sequential circuits is complicated by the fact that the state signals are usually neither observable nor directly controllable. Two approaches are normally useful:

## 1. <u>Circuit---Testing Approach</u>

The normal and faulty machines are assumed to operate in a synchronous manner, i.e., there are no races or hazards

#### Example:

Let Mo represent the Flow Table for a normal circuit and  $Ma_1$  of the faulty circuit where one of the leads a is stuck at 1. Now let a test sequence T be applied to Mo. We get four different output sequences depending on the initial state. And the same test when applied to  $Ma_1$  will lead to different outputs.

If T starts with 0, the first output will be 0 for all sequences under consideration except Mo initial state D. Thus this sequence is distinguished from all the Mal sequences. If the second input is a 1, the output will be 0 for all sequences except Mo, initial state C. It remains to distinguish Mo initial state A or B from the four Mal sequences. If the next two inputs are 10, only the sequence generated by Mo with initial state B produces an 11 output. Finally, if the fifth input is 1, the sequence from Mo initial state A produces a 1 output while all of the Mal sequences produce an 0 output. Thus the test sequence T = 01101 detects a s-a-1.

The eight responses to T are shown below:

M <sub>ACH</sub> I NE	Initial State	Response to T=01101
	А	00001
Мо	В	00110
	С	01000
	D	10000
	(a)	

MA CH I NE	Initial State	Response to T=01101				
	А	00000				
Maj	В	00100				
''~	С	00100				
	D	00000				
(b)						

Fig. 7---Detection of s-a-l Fault

#### Successor Tree

A minimal length sequence can be found by exhaustively examining all sequences of length 1,2,3 until we find a sequence which detects all faults.

This can be done by constructing a Successor

Tree as shown on the right-hand side.

Machines Mo and Mal are both started in state A.

X indicates that the output of the faulty

machine is no longer of interest since it was


detected prior to this state. From the

Successor Tree it is seen that only input

sequence of length four can distinguish Mal

from Mo when they start at state A with either

sequence 1110 and 1101, being suitable.



Successor Tree Fault

#### <u>Limitation of Conventional Techniques</u>

All the methods described so far in this chapter are classical methods and there are some large machines and test facilities which do use these techniques. However, to use these techniques for a very complex L.S.I. (Large Scale Integration) is not practical. As packaging density increases fewer test points become available and the data streams at the available test points become complex and such techniques will not lead to a quick resolution of the problem. All the classical methods have at least one shortcoming. Some do not test a realistic set of input conditions, while others perform well at detecting logical errors and stuck nodes but fail to detect timing related problems. Therefore, for a complex data stream, "compression" of data becomes essential.

One method for compression of data for a "multiple - bit burst" into a form that can be handled easily by a microprocessor-based tester, is based

on "transition counting." The other method borrowed from the telecommunication field is the CRC (cyclic redundancy check code) a sort of checksum produced by a pseudorandom binary sequence (PRBS) generator.

The CRC method has the main advantage that the tester does not have to know how the particular digital circuit works; only the designer of the test itself need know the details. In classical systems the troubleshooter has to know the circuit details before he can attempt to fix the fault.

#### CHAPTER 2

#### SIGNATURE ANALYSIS

Using a known input signal, a Signature Analysis System generates a unique coded presentation at each point in a digital circuit. These responses are noted for a circuit which has no defects. If and when the circuit becomes defective, these points are again checked and defective nodes isolated. The resolution of this technique is excellent and can lead to a chip-level fault detection.

The difference between signature analysis and other techniques, such as transition counting, lies in the "coding" technique. The signature of a data stream is a 4-digit display of what is left in a 16 bit serial-in, parallel-out shift register (one with a specific feedback path) after the data stream has been clocked through the register. This signature is unique to the data stream, regardless of its length. Any change in the stream, so long as it continues past one clock edge, changes the signature. Therefore, in short, this is the essence of signature analysis.

The remainder of this chapter will be dedicated to the theoretical aspects of signature analysis.

#### Signature Analysis Formal Definition

In short signature analysis is a technique that uses cyclic redundancy check (CRC) code, a cyclic hashsum, produced by pseudorandom binary sequence (PRBS) generator.

#### PRBS Sequence

A pseudorandom binary sequence is a pattern of binary ones and zeros

that appear to be random, but has a very long period. After some sequential length the pattern repeats itself. The random-like sequence is statistical in nature but is predictable.




Fig. 9---PRBS Generator

A PRBS generator can be constructed by an exclusive - OR gate or a Modulo-2 adder, and Memory Elements such as D-type flip-flops. The flip-flops are connected in cascade to form a shift register. The output of these flip-flops is then fed back through the exclusive - OR gate to the Shift Register. This arrangement will then produce a pseudorandom binary sequence. By properly choosing feedback taps, maximum length linear sequences can be produced.

A shift register may be described using a transform K operator, multiplying by which is equivalent to delaying data by one unit of time. Redefining the delayed data by:

$$k^n v(t) = x^n$$

One has the feedback equation of Fig. 9 as:

$$k^4y(t) \oplus ky(t) \oplus y(t) = 0$$

which may be written as:

$$x^4 \oplus x \oplus 1 = 0$$

Since the feedback taps were implemented at delays of four clock cycles  $(F/F \ 4)$  and one clock cycle  $(F/F \ 1)$ .

Now when the feedback shift register shown in Fig. 9 is provided with an external input, data can be overlaid on the PRBS generated by the circuit. Feeding data into a PRBS generator is the same as dividing the data by the characteristic polynomial of the generator.

#### Error Detection by PRBS Generator

Now different input sequences fed to the same PRBS generator will produce very different output sequences even though the input sequences may differ only by one bit. If the generators are now stopped at any time and the patterns remaining in the flip-flops are compared, they will also show different states. These remainder patterns are called "Signatures." This shows the effect of an error sequence when added to a data stream even when the error occurs only once in a long measurement window.


Therefore we have now found a simple "data compression algorithm" which could be used to detect errors in a synchronous digital circuit.

#### Tap Selection of PRBS Generator

The Signature for this project consists of a four-character display for a 16-bit register. The tap selection for the feedback can be accomplished  $2^{16}/2 \cdot 2^4$  or 2048 different ways. We will be using a feedback equation of:

$$T(X) = x^{16} + x^{12} + x^{9} + x^{7} + 1$$

The polynomial scatters missed errors as much as possible. This arrangement also avoids evenly spaced taps at four or eight bits apart.



## Pseudorandom Binary Sequence (PRBS) Generator

As discussed before the PRBS generator for this project is nothing more than a 16-bit Shift Register with feedback taps at positions 7, 9, 12 and 16 of the Register Bits. An exclusive - OR gate is inserted between the input Bit Stream and these taps. At the end of the Bit Stream the Shift Register is frozen and the Signature read.

The following figure illustrates the Shift Register arrangement along with an example of the Signature obtained for a known Bit Steam.




Fig. 11
20-Bit Sequence Generating a Signature

Figure 11 shows how the Register generates a Signature from a 20-bit sequence 11111100000111111111. Initially (time 0 through 7) the Register acts merely as a Shift Register. At time 7, the first 1 of the input sequence has reached the first feedback tap (tap 1). It is fed back and mixed with the input 0, with the result that a "1," not a "0," is next clocked into the Register (time 8). This behavior continues until the end of the measurement. At time 20 a residue of 16 bits 110110010101011 is all that is left from the 20-bit sequence. This residue is the Signature and will be displayed as H953 in a hexadecimal format using (0123456789ACFHPU) arrangement since these characters are easy to display on 7-segment displays rather than normal hexadecimal characters which will require alphanumeric display.

#### Probability of Error Detection in Signature Analysis

Assume Y is a data stream of n bits. Let S be a K-bit, PRBS generator and  $S^{-1}$  be its inverse (i.e.,  $SS^{-1} = 1$ ). Let Q be a quotient and R the remainder.

Then 
$$S(Y) = Q(Y) 2^{K} + R(Y)$$
 (1)

Now assume another n-bit sequence Z that is not the same as Y and therefore differs by a n-bit Error Sequence E.

Then 
$$Z = Y + E$$
  
Also  $S(Z) = Q(Z).2^{K} + R(Z)$   
So  $S(Y + E) = Q(Y + E).2^{n} + R(Y + E)$ 

Since operators are linear, we can write

$$S(Y) + S(E) = Q(Y).2^n + Q(E).2^n + R(Y) + R(E)$$
 (2)

$$S(E) = Q(E).2^{K} + R(E)$$

For undetectable errors R(E) = 0

or 
$$S(E) = Q(E).2^{K}$$
  
or  $E = S^{-1}Q(E).2^{K}$  (3)

Since Y, Z and E are all n-bit sequences, then Q  $.2^K$  must be an m-bit sequence containing K final zeros. Q therefore contains (m-K) bits. Hence there are  $2^{m-K}$  sequences that map into the same residue as the correct sequence and there are  $2^{m-K}$ 1 error sequences that are undetectable because they leave the same residue as the correct sequence.  $2^K$  sequences can be generated using m-bits and only one of these is correct, therefore the probability of failing to detect an error by PRBS is

$$P(PRBS) = \frac{Undetectable Errors}{Total Errors}$$
or
$$P(PRBS) = \frac{2^{m}-K_1}{2^{m}-1}$$

for m 
$$\rightarrow$$
 Large P(PRBS)  $\approx$  1/2<sup>K</sup>




Fig. 12  $\,$  Probability of Detection of Errors for Signature Analysis for K = 16

#### CHAPTER 3

#### DESCRIPTION OF A SIGNATURE ANALYSIS SYSTEM

The key object of this project is to design a Signature Analysis System which could collect unique Signatures at different nodes of a circuit under test. The circuit under test is first subjected to a stimulus. The response of the circuit is then collected as signatures.

This chapter will deal with the development of the system and discuss special hardware and software requirements for the Signature Analysis System.

#### The Signature Analysis System

The Signature Analysis System will be based on a Motorola 6800 Microprocessor System. The Microprocessor has been selected over other popular Microprocessors because of the ease by which this Microprocessor can be I/O (Input-Output) interfaced. The memory of the 6800 system is I/O mapped. This Microprocessor also has an excellent mini-computer type instruction set and many addressing modes.

#### Description of the Proposed System

The basic system diagram for the Diagnostic System is shown in Fig. 13. The pattern is generated in (a) and is fed to the system under test (d) via the microprocessor (b) and hardware interface (c). The system response is shifted through the PRBS Generator (f) via the hardware interface (e). The system "Signature" is then stored in the memory. The "good" Signature is then compared with the Signature of a faulty system. The Operating System Program controls the operation described above and other system I/O functions. The Signature information is "backed up" in the Floppy Disk

storage device (h). Teletype and KCRT (g) are used to control the system and communicate with the microprocessor.




Fig. 13---The Signature Analysis System

The microcomputer system which will be used for this project has the following basic hardware and software available:

#### Hardware

- 1. 6800 Microprocessor
- 2. 48K Static Memory

### Hardware (cont'd)

- 3. One Serial Input/Output port equipped with:
  - (a) 1200 Baud CRT with keyboard
  - (b) 110 Baud Teletype unit
  - (c) Dual 8" Floppy Disk Storage
- 4. One parallel input/output port to be used for the pattern generator input and system response output.
- 5. Expansion possible to 60K of memory and I/0 ports can be expanded to a total of eight ports.

#### Software

- Disk Operating System (FLEX 2.0)
- 2. Disk Editor
- 3. Disk Assembler

It should be noted that the hardware and software mentioned above is for the "Development System" which was used to develop final hardware and software for the Signature Analysis System. The special hardware and software is discussed next.

# <u>Description of Additional Hardware and Software Required for the Signature Analysis System</u>

As shown in Fig. 13 the Signature Analysis System required the development of the following hardware and software:

#### Hardware

- A Diagnostic Bus System which will connect microcomputer to the circuit under test. This Bus System will also be used to send stimulus to the circuit under test.
- A Shift Register with proper taps to generate maximum length PRBS sequence and combine the input from a circuit under test forming various signatures.

#### Software

- 1. A Pattern or Stimulus Output Program which sends known pattern to the circuit under test.
- Signature Input Program which corrects Signature for various nodes of the circuit under test.
- 3. Signature Comparison Program which compares bad Signatures with good Signatures and detects faulty nodes.

Thus far we have only discussed very briefly the requirements for the Signature Analysis System. Now we will proceed with details of hardware and software which was developed for this project.

#### CHAPTER 4

#### DIAGNOSTIC BUS INTERFACE

This part of the project is related to the software and hardware of the interface circuitry. The main component of the interface circuitry is called the Peripheral Interface Adapter and in the Motorola nomenclature it is designated MC6820.

#### Peripheral Interface Adapter

The MC6820 Peripheral Interface Adapter (PIA) provides a flexible method of connecting Byte-oriented peripherals to the MPU.

An input/output diagram of the MC6820 is shown below:




Fig. 14 MC6820 PIA I/O Diagram

The data flows between the MPU and the PIA on the System Data Base via eight bidirectional data lines, DO through D7. The direction of data

flow is controlled by the MPU via read/write input to the PIA. The MPU side of the PIA also includes three chip select lines, CSO, CSI and CS2 for selecting a particular PIA. Two addressing inputs, RSO and RSI, are used in conjunction with a control bit within the PIA for selecting specific registers in the PIA. The MPU can read or write into the PIA's internal registers by addressing the PIA via the System Address Bus. Using these five input lines and the R/W signal from the MPU's point of view, each PIA is simply four Memory locations that are treated in the same manner as any other read/write Memory.

The MPU also provides a timing signal to the PIA via the Enable input. The Enable (E) pulse is used to condition the PIA's internal Interrupt control circuitry and for the timing of Peripheral control signals. Since all data transfers take place during the Ø2 portion of the clock cycle, the Enable pulse is normally Ø2.

The peripheral side of the PIA includes two 8-bit bidirectional data buses (PAØ-PA7 and PBØ-PB7) and four interrupt/control lines; CA1, CA2,CB1 and CB2. All of the lines on the peripheral side of the PIA are compatible with standard TTL logic. In addition, all lines serving as outputs on the B-side of each PIA (PBØ-PB7,CB1,CB2) will supply up to one milliamp of drive current at 15 volts.

### Internal Organization

The MC6820 Peripheral Interface Adapter (PIA) provides 16 I/O pins which may be grouped into I/O ports as shown on the following page:




Fig. 15---I/O Ports

Control Signals CA1 and CA2 can be used with I/O Port A to generate <a href="Input">Input</a> data transfer with handshaking.

Control Signals CB1 and CB2 can be used with I/O Port B to generate Output data transfer with handshaking.

Input refers to data transfer from external logic to PIA. Output refers to data transfer from the PIA to external logic.

# PIA Operating Modes

Operating Mode	Port Availability				
Simple Input Without Handshaking	I/O Port A or Port B.				
Simple Output Without Handshaking	I/O Port A or Port B.				
Bidirectional I/O With Handshaking	Not Available. But individual pins of either I/O Port may be separately assigned to Input or Output.				
Input With Handshaking	I/O Port A Only.				
Output With Handshaking	I/O Port B Only.				
Bidirectional I/O With Handshaking	Not Available.				

# Internal Registers

The internal registers of the PIA is shown below:




Fig. 16---Internal Registers of PIA

The PIA has six 8-bit registers. These are organized in two nearly identical groups, designated the "A" side and the "B" side.

Let us consider the "A" side of the PIA.

The three registers are designated:

DDRA - Data Direction Register, A-Side

ORA - Output Register, A-Side

CRA - Control Register, A-Side

Similarly the B-Side Registers are designated DDRB, ORB and CRB.

The A-Side outputs are TTL compatible while the B-Side outputs are Tri-State

Buffered and Can Sink 1 Ma at 1.5 volts.

### Data Direction Register

The Data Direction Register assigns the direction of each of the bidirectional lines of the 8-bit bus to the outside world. If the given line is to be used for input, the corresponding bit must be set to a "O." And if the line is to be used for output the bit is set to a "l." This setup is likely to be done only once at the beginning of a program.

#### Output Register

The Output Register has 8-bit positions which correspond to the eight peripheral data lines. The program can place a byte in the Output Register. When it does, those peripheral data lines which are conditioned for output by the DDR will be set to levels corresponding to the bit pattern in the Output Register. Note that the DDR must have a "l" in the proper bit position to condition a peripheral data line for output. A bit value of "l" in the Output Register will then cause that line to be high, while a "O" will cause it to be low. Note further that a "O" bit in the DDR conditions a line to be input and the bit in the Output Register has no effect.

When the DDR has a line conditioned for input, a high level on the line is interpreted as a "l." This "l" is sent to the Buffer for use by the MPU. In this system we refer to both input and output as the Output Register and it is accessed by the same address.

# Control Register

The Control Register controls two Peripheral Control lines and some internal functions of the PIA. Each of the eight bits in the register is assigned a special meaning and these are generally set to fixed values at the beginning of the program. During execution of a program some to these bits may be changed or examined. It should be noted that the changing of a single bit in this register can only be accomplished by sending a full byte to it. Even so, certain bits of this Control Register cannot be changed by writing into this register.

Let us now examine how the individual bits of each Control Register functions:




Fig. 17---Control Register Interpretation

# Interrupt Trigger

Control Register bit "0" enables or disables  $\overline{\text{IRQA}}$  and  $\overline{\text{IRQB}}$  based on signal CAl and CBl transition respectively.

Control Register bit "3" enables or disables IRQA and IRQB based on CA2 and CB2 transition respectively. And thus interpretation is only true when Bit 5 = 0.

#### Transition Effect

The active transitions of Control Signals may be high to low or low to high. For CAl and CBl the active transition is selected by the Control Register bit 1. For CA2 ans CB2 the active transition is selected by Control Register Bit 4, but only if Control Bit 5 = 0.

# Status of Interrupts

Irrespective of whether interrupt request signals  $\overline{\text{IRQA}}$  and  $\overline{\text{IRQB}}$  have been enables or disabled Control Register Bits 6 and 7 will report the interrupt request as a Status. Control Bits 6 and 7 can only be reset to 0 when a Read Operation is performed at the Control Register address.

### Handshaking

If Control Register Bit 5 = 1, then the Control Register Bits 4 and 3 take on a second interpretation. If Control Register Bit 5 and 4 are both 1, then Control Signal CA2 and CB2 will output at all times with the level of "Control Register Bit 3."

### Automatic Handshaking

If Control Register Bits 5 and 4 are 1 and 0, then Control Register Bit 3 specifies an automatic handshaking signal sequence.

# <u>Interfacing the Diagnostic Interface to the Signature Analysis System</u>

The test pattern is generated via the software program and is sent to the system under test. The path to the system under test is selected through the I/O Decoder circuit (Fig. 18). The Parallel Interface under software control then directs the output pattern to the system under test using Port B.

On receiving the test pattern the system under test now generates an output. The Port A is now activated via software and after some appropriate delay the test result is channeled to the microcomputer.

In this way a complete closed loop diagnostic bus is created and used for fault detection. If more inputs and outputs are desired up to seven more such interfaces can be added to the present system, adding 56 more input points and 56 output points. For even larger circuits the decoder circuit will require expansion.

### Timing Requirements

There is no direct timing relationship between the microcomputer clock and the circuit under test, since the clock for the signature analyzer is provided by the circuit under test alone. The microcomputer software need only assure a setup time for 35ns for the signature analyzer hardware to generate a stable signature.




Fig. 18

Diagnostic Interface Block Diagram

# CHAPTER 5

# SIGNATURE ANALYSIS MODULE

The Signature Analysis Module selected for this project was manufactured by Pheonix Digital. The organization of this module is shown below:




Fig. 19---Signature Analysis Module

This module was supplied for use on a S-100 microcomputer bus system. Since we are using a Motorola 6800 Microcomputer based on SS-50 bus of Southwest Technical, a bus conversion interface card had to be designed which would convert SS-50 signals to S-100 signals.

As is evident from Fig. 19, the Signature Analysis Module requires the following signals:

- Start Control
- 2. Stop Control
- 3. Clock Signal

This is the basic drawback of the Signature Analysis System.

A circuit under test must be able to supply these three signals. If a circuit is already designed with this in mind there is no problem, it adds a little to the cost of the circuit but is well worth it. However, if a circuit does not have these signals, Signature Analysis cannot be applied to it without major modification.

# System Structure

A Block diagram of the Signature Analysis System was shown in Fig. 13. A part of that figure is repeated here to show an expanded portion of the Signature Collection System. Fig. 20 shows that the Serial Bit Stream is picked up by the probe. The bit stream is shifted through the PRBS Generator whenever the circuit under test executes a start control. Now when the circuit under test executes a stop control the PRBS

Generator is frozen and the 4-Digit Signature displayed. This information is also saved in the Memory under software control for future use and comparison.




Fig. 20---Signature Collection System

# Definition of Key Signals

Definition of Key Signals required for the Signature Analysis System is stated below:

Stimulus: The Signature Module does not supply the stimulus or exercising bit pattern to the circuit under test. This pattern is to be generated by the circuit under test or supplied by a host microprocessor.

Monitored Signals: These are the signals which should be monitored for Stable Signatures after the Stimulus is applied to the circuit under test. Examples of these signals are: data, address and control lines of the microcomputer bus, chip enabler for various IC's, clocks, interrupt lines, reset lines and returning data lines.

Clock: The Clock Pulse has to be generated by the circuit under test also.

The Clock Signal is used to shift data through the PRBS generator and eventually causes the Signature to be generated when the Stop Signal freezes the Shift Register.

Start-Stop: As mentioned before this signal is also generated by the circuit under test. The Start Signal along with the Clock Signal starts shifting the Serial Bit Stream in the Shift Register. The Stop Signal along with the Clock Signal freezes the Shift Register and hence generates the Signature via the residue in the Shift Register.

# <u>Procedure for Obtaining a Signature</u>

A certain protocol of events is necessary in obtaining Signatures from a circuit under test. These important steps are listed below:

- 1. Initialization of the Signature Analysis Module.
- 2. Enabling the Signature Analysis Module and waiting for the data.
- Starting the Pattern Generator which would pump Stimulus into the circuit under test.

- 4. Shutting off the Signature Analysis module after a certain delay so that the Signatures would become stable.
- 5. Collecting, storing and displaying the Signatures for each important node of the circuit under test.

Once the above procedure is followed, each node can be identified in the circuit under test with specific Signatures. This kind of "good" Signature generation must obviously be done when the circuit under test is operating normally with no faults. If and when the circuit under test develops a fault, a new set of Signatures will be obtained for the defective nodes with the same stimulus. This "bad" signature will now lead to the defective components or conditions on the circuit under test.

Documentation of Signatures on each node for a known pattern is very important. Chapter 6 explains how this should be done. Appendix B lists the software for obtaining and controlling Signatures for a circuit under test. Appendix A contains the design of SS-50 to S-100 Bus Conversion Circuitry.

#### CHAPTER 6

#### CIRCUIT UNDER TEST

A Parallel to Serial and Serial to Parallel Bit Converter Circuit was selected for this project to serve as a circuit under test. The Universal Asynchronous Receiver Transmitter or UART chip AY-5-5013A was selected as the main element, ancilliary circuits like Baud Rate Generator, strobe and clocking circuits were then designed around the UART chip. This kind of circuit is used extensively in computer interfacing with printers, modems and other I/O devices. Basically a Parallel 8-Bit Information is strobed into the UART chip. The UART then converts the Parallel Bits of information to a Serial Bit Stream with various start and stop bits inserted before and after the bit stream. This circuit is also capable of converting Serial Bit Streams into 8-Bit Parallel outputs. The conversion speed is governed by the Baud Rate Generator.

### Special Requirements for Circuit Under Test

As mentioned earlier the circuit under test must be able to supply the following three signals for it to be Signature analyzable:

- 1. Clock
- 2. Start Signal
- 3. Stop Signal

Clock: The output of the Baud Rate Generator of the circuit under test was used as the clock signal. This served very well since the same clock also controlled the shifting rate in the UART chip.

Start Signal: This signal though not directly provided by the circuit under test was flagable to the Signature Analysis Module.

The microcomputer was programmed to send one in Bit 8 alone as a start bit and this flagged the Signature Analysis Module to start forming a Signature. This type of arrangement did not cause a problem since Bit 8 is normally used as a Parity Bit and not an Information Bit.

Stop Signal: This signal was provided directly by the circuit under test.

An 8-Bit Nand gate was provided to detect all "l"s condition on the pattern generator output. Once this condition was detected, having been sent deliberately as an end of pattern code, the stop signal was then generated and the Signature frozen for display.

# Special Schematic for the Circuit Under Test


This is the main object of this project, to show that different nodes on a Schematic can be represented by Signatures not unlike wave-form diagrams on Analog circuits. In digital circuits only uni-level square waves are visible on the Scopes. In order to troubleshoot such a digital circuit a good working knowledge of the circuit becomes necessary. With Signature Analysis, however, such a knowledge is not essential and the troubleshooter can follow Signature failures to the faulty component.

A Special Schematic diagram overlaid with Signatures is shown in Fig. 21. Each important node is identified with a 4-digit Signature.

Because of race and various other conditions some nodes are not capable

of producing stable Signatures. These nodes are marked with an "\*" which means they are unstable Signatures.

Such a Schematic diagram is the key to Signature Analysis. The troubleshooter follows the Signature at various points until he finds a failing Signature. He then decides which component is at fault. This procedure could easily be automated for a quicker resolution of problems.



IC1: 74LS30, IC2: AY5-1013, IC3: 74C86 IC1 and IC3: VCC = Pin 14, GND = Pin 7.

Fig. 21 Signature Schematic of the Circuit Under Test

#### CONCLUSION

The main object of this project was to show that a Signature Analysis System could be conceived using a microprocessor. This project showed all the steps necessary in developing such a system and pointed out the salient features of the system.

The developed system was capable of generating and comparing signals and finding faults in the circuit under test. The circuit under test was designed in such a way that Signature analysis could be applied to it. This has been the main drawback of the Signature Analysis System. It cannot be applied to a product which does not have circuitry to support Signature Analysis. This means the circuit under test has to supply 1) Clock, 2) Start Signal and 3) Stop Signal, which leads to another disadvantage, which is that Signature Analysis cannot be applied to circuits which are not clock driven.

On the pro side, once the circuit under test is capable of providing these three signals, Signature Analysis provides a very powerful means of troubleshooting it. The troubleshooter in this case does not require a detailed information of the circuit operation and yet is able to find defective components at chip levels.

# APPENDIX A

### SS-50 - S-100 BUS CONVERSION

The design enclosed is for changing a 50 pin SS-50 Bus to a 100 pin S-100 Microcomputer Bus.

The Address bus lines are unaffected since they are similar in nature on both of the buses. A buffer chip was inserted between them to avoid overloading of the address bus lines. This arrangement is shown in Fig. Al.

The Data Bus lines are different. In the SS-50 bus they are bidirectional while in the S-100 bus they are unidirectional. This required a gating arrangement which would switch input/output status of Tri-State Quad bus receiver chip 8T26's via read/write control. This arrangement is shown in Fig. A2.

The other part of the conversion required development of special leads which do not exist on the SS-50 bus. The development of these leads is shown in Fig. A3. These special control leads are defined below and are essential for the S-100 bus:

SEMR = Status for Memory Access

Ø2 = Master Bus Timing Signal

PWR = Pulsed Write Strobe (Negative True)

M-WRITE = Pulsed Write Strobe (Positive True)

PD BIN = Data-In Bus Enable

SINP = Status for IN instruction

SOUT - Status for OUT instruction




Fig. Al
Address Bus Interface




Fig. A2---Data Bus Interface




Fig. A3---Control Bus Interface

#### APPENDIX B

# SOFTWARE FOR SIGNATURE ANALYSIS

The attached software was developed for use with the Signature Analysis System.

The software was developed on a Motorola 6800 Microcomputer System. Assembly Language Programming was used throughout the development and a T.S.C. Assembler was used for generating the object code. All the editing, etc., was done via the T.S.C. Editor. All the information was stored and retrieved using FLEX 2.0 Disk Operating System via Dual Eight Inch Shugart Floppy Disks.

The programs which were developed for the project were divided into three functional parts and they are listed below:

- 1. Initialization Program: This program initializes all the functions of Signature Analysis Subsystem.
- Pattern Generator Program: This program generates special start and stop codes to the circuit under test as well as the patterns which are used as stimulus to the circuit under test.
- 3. Control Program: This program displays the Signatures and controls the Signature analysis flow of logic to determine the faults.

		NAM	PATTERN	GENERATOR PROGRAM
		*VERSION 3.00	DATED 01	-05-80
		*FOR USE WITH	SWTC 680	O SYSTEM
		*USES 6820 PI	A "B" SID	E FOR OUTPUT
		*PROGRAMMER:S	YED R ALI	The same of the sa
		T90	SYM	
	801A	PIA2 EQU	\$801A	3-SIDE OR3:OUTPUT REG., DDR3.
	8013	PIA3 EQU	\$8013	B-SIDE CRB: JONTROL REGISTER
	A550	SAVEA EQU	\$A550	(4)
	A550 A551	SAVES EQU	SAVEA+1	
		SAVEX EQU	SAVES+1	The state of the s
	A552			ं अत्य हैं, ब्रो
	A500	ORG	00561	i,
		*SAVE REGISTE	CONTRACTOR ALLOS CONTRACTOR AND ADDRESS OF THE PARTY OF T	
	A500 37 A5 50	STA A	SAVEA	
	A503 F7 A5 51	STA B	SAVEB	Ģ.
	A506 FF A5 52	STX	SAVEX	ac .
		*PIA INITIALI	ZATION	[2]
	A509 OF	START SEI		SET INTERRUPT MASK
	A50A 7F 80 1B	CLR	PIA3	CLEAR CRB, BIT 2=0 GIVES ACCESS
	A50D 86 FF	LDA A	#SFF	OUTPUT CONDITION BITS FOR DDR
	A50F B7 80 1A	STA A	PIA2	STORE ABOVE IN DDR
	A512 C6 3E	LDA 3	#\$3E	SETS BIT 2=1 GIVES CTRL TO ORB
	A514 F7 80 1B	STA B		. ALSO STORES JRB ,CBI,CB2, IRQ.
	A517 OE	CLI		CLEAR INTERRUPT MASK
	MOIT OF	*PATTERN GENE	יפת בחדום	.31
	A 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5	LDA A	#580	START BIT 8 FOR SIG. MODULE
	A518 86 80			OUTPUT START BIT TO SIG. MODUE
	A51A B7 80 1A		PIA2	INITIALIZE A-REGISTER
	A51D 86 00	LDA A	#00	INTITALIZE A-VEGISTER
	A51F 01	й0.b		
	A520 01	NOP		**************************************
	A521 4C	OUT INC A		INCREMENT A-REGISTER
	A522 C6 00	LDA B.	#\$00	Ottoputation DATECTAL
	A524 37 80 1A	STA A	PIA2	OUTPUT PATTERN
	A527 11	CBA		
_	A528 26 F7	3NE	OUT	Marie / Culture Cont. Company of the Control of the
		*RESTORE REGI	ISTERS*	
	• A52A 36 A5 50			
	A52D F6 A5 51		SAVES	The state of the s
	A530 FE A5 52		SAVEX	
	A533 39	RTS	2	** **
	muuu uy	END		
	NO ERRO	R(S) DETECTED	or company of the second of the second	
	SYMBOL TABL		0.1.0	P1A3 8013 SAUZA A550
	JUT A521	PIA2 8		START A509
	SAVEB A551	SAVEX A	552	Simai BJU?

ķ

\*CONTROL PROGRAM\*
\*THIS PROGRAM DISPLAYS THE SIGNATURE AND

5133

				ATURE ANALYSIS HODULE.
	*THE 3:	ASIC P	RINT PROGRAM	4 INTERFACES WITH THIS
 	*PR03R	AM AT	SYMBOLIC "U	START".
A2E2	INITLZ	ΞQU	\$A2E2	
A279	WATSTX	Ξąυ	\$A279	
 A25 J	XCNCC	The case of the ca	\$A25D	PERSONNEL PERSON CONTROL CONTROL OF CONTROL
A2A7	RCKKK	EQU	5A2A7	•
A500	PAT	ΞQU	\$A500	
 A24E	HALTX	EQU	5A24E	AND THE SECOND OF THE PARTY HAVE AND ADDRESS OF A SECOND OF THE SECOND S
A2CA	WHALT	EQU	5A2CA	
A15D	REDSG	≩ąυ	3A15D	
 A400	CRTSGX	Eau	5.3400	CONTROL OF THE PERSON NAMED OF THE OWNERS OF
A5F0	YTEMP	ΞQU	\$45F0	
A135	DISPLY	ΞQU	\$A186	
 ASFD	TE.1PZ	≥೩೮	5.45FD	THE COLUMN TWO IS NOT THE OWNER OF THE PERSON OF THE PERSO
		OPT	SYM	
0028		ORG	\$3028	
 0028 A5 00		FD3	USTART	
A600		ORG	000A&	
A600 7E A6 0E			STARTI	
 A603 FE CO 00	3EGIN	LDX	\$2000	SIG.MODULE INTERNAL ADDRESS
A606 BD A2 E2		JSR	INITLZ	INITIALIZE SHESK FOR PROPER
A609 C6 01		LDA 3	#501	INITIALIZATION
11 E09 <i>k</i>		J3A		OTHERWISE TRY AGAIN
A60C 26 F5		BNE	BEGIN	
A60E BD A2 79	STARTI	JSR	WATSTX	HOLD & START SIG.MODULE
 A611 BD A2 5D		JSR	CONDX	ENABLE SIG.MODULE
A614 3D A2 A7		FZL	RCKER	WAIT FOR GATE
A617 3D A5 00			PAT	START PATTERN GENERATOR
A61A 30 A6 39		JSR	DELAYI	DELAY FOR SYSTEM TO SETTLEDOW
A61D 3D 42 42		ปรล	HALTX	TURN SIG.MODULE OFF
A620 3D A2 CA		JSR	WHALT	WAIT FOR IT TO STOP
A623 BD A1 50	READ	JSR	R≧DSG →	READ SIGNATURE
A626 FE A4 30		ΓDΧ	JRTSGX	LOAD SIGNATURE
 A629 FF A5 F0		STX	YTEMP	AT LOCATION YTEMP
A62C FE A4 01		LDX	CRTSGX+1	AND STORE NEXT BYTE
A62F FF A5 F2		STX	YTEMP+2	AT LOCATION YTEMP+2
A632 CE A5 FO			#YT EMP	X-REG PÕINTS TO SIGNATURE
A635 BD A1 86		JSR	DISPLY	FOR THE SIGNATURE DISPLAY PR.
A638 39		RTS		
 A639 FF A5 FD			TEMPZ	SAVE X-REGISTER
A630 JE DO FF		LDX	#\$00FF	LOAD X-REG WITH DELAY
A63F 09	TIME	DEX		DECREMENT JOUNT
 A640 26 FD		BNE	TIME	TILL ZERO
 A642 FE A5 FE		LDX	TEMPZ	RESTORE X-REGISTER
A645 39		RTS		RETURN
		CND		
 NO ERRO	R(S) DET	EJTÉD		

15	SMYS	OL TABLE:	•					
	BEGIN	A503	XCNOC	A25D	JRTSGX	A400	DELAY1	
-	DISPLA	A632	DISPLY	4186	HALTX	A24E	INITLZ	AZEZ
3.	PAT	A500	PATOUT	A617	READ	A623	REDSG	A150
4	STARTI	A60E	TEMPZ	A5FD	TIME		JSTART -	
	XTETAK	A279	WHALT	AZCA	MONA	A2A7	YTEMP	ASFO

```
*INITIALIZATION PROGRAM
                      *THIS PROGRAM INITIALIZES ALL FUNCTIONS OF
                      *THE SIGNATURE ANALYSIS MODULE.THIS PROGRAM
                      *ALSO CONTAINS JUMP VECTOR TABLE TO VARIOUS
                      *SUBROUTINES.
     3000
                      LEFTSG EQU
                                     $3000
     C002
                      RGHTSG EQU
                                     LEFTSG+2
     0004
                      AQUOSS EQU
                                     RGHTSG+2
    C006
                      AQUSSG EQU
                                     AQUCSG+2
     0008
                      LEFTOS EQU
                                     AQUSSG+2
     JOOA
                      RIGHTS EQU
                                     LEFTDS+2
     0003
                      STATUS EQU
                                     S+STHDIE
                      *CURRENT VALUE HOLDING AREA
    A400
                      CRTSGX EQU
                                     $A400
                                     CRTSGX+2
    A402
                      CRISTX EQU
                                                                                  25
     A403
                      CRTCXX EQU
                                     CRTSTX+1
                                                                                  len
     AANA
                      CRTSXX EQU
                                     CRTCXX+1
    A405
                      LEFTCR EQU
                                     CRTSXX+1
     A406
                      RGHTUR EQU
                                     LEFTCR+1
     A407
                      ZTEMP
                             EQII
                                     RGHTCR+1
     A409
                      HREG
                             23U
                                     ZTEMP+2
     A40A
                             EQU
                                     HREG+1
                      LREG
                                     LREG+41
     A433
                      STACI
                             EQIJ
                      *SPECIAL CONTROL BITS
                                                                                  (14)
     0080
                      WAITS
                             EQU
                                     $80
     0002
                      GOXXX
                                     $02
                             EQU
12
     0010
                      BLANK
                             IQU
                                     510
     0080
                                     $ 80
                      TSC
                              EQU
     007F
                      TSCM
                             ZQU
                                     $7F
     0040
                      DEC
                             ZQU
                                     $40
     OOBF
                      DECM
                             EQU
                                     $BF
     0004
                      HALT
                             EQU
                                     504
     0003
                      NES
                             EQU
                                     308
                      MMSET
                                     501
     0001
                             EQU
     0080
                      WNDW
                             EQU
                                     $80
     0040
                      WAIT
                             EQU
                                     540
                      * VECTOR JUMP
                                     TABLE
     AOFF
                             ORG
                                     SAOFF
     AOFF 7E A2 E2
                             JMP
                                     INITLZ
                             JMP
                                     WRTSG
     A102 7£ A1 47
     A105 7E A1 5D
                             JMP
                                     REDSG
                                     READSM
     A108 7E A1 6E
                             JMP
     A108 7E A1
                              JMP
                  70
                                     REDST
     A10E 7E A1 86
                             JMP
                                     DISPLY
     A111 7E A1 F9
                                     BLANKX
                             JMP
     A114 7E A2 07
                              JMP
                                     WRDCI
     A117 7E A2 15
                             JMP
                                     DWRDCI
     AllA 72 A2 23
                             JMP
                                     EDGEX
     A11D 7E A2 31
                             JMP
                                     DEDGEX
                             JMP
                                     HOLDNO
     A120 7E A2 3C
     A123 7E A2 CA
A126 7E A2 3F
                             JMP
                                     WWAIT
                             JMP
                                     GOXXXX
     A129 7E A2 4£
                             JHP
                                     HALTX
```

A120 7E A2 5D

JMP

KGMOU

)

)

)

```
A12F 7E A2 D4
                         JMP
                                DECTR
                                 WAITX
  A132 7E A2 6B
                         JMP
  A135 7E A2 79
                         JMP
                                 WATSTX
  A138 7E A2 30
                         JMD
                                 MRESET
  A133 7E A2 8F
                          JMP
                                 EDGES
  A13E 7E A2 A7
A141 7E A2 31
                         JMP
                                 WUNDW
                          JM⊃
                                 SGCLR
                         JMP
  A144 7E A2 CA
                                 WHALT
                  *CONTROL SUB-PROGRAMS
                  *SIGNATURE WRITE
WRTSG LDA B 0.X
  A147 E6 00
  A149 FF A4 07
                         STX ZTEMP
                                 LEFTSG
                         LDX
  A14C FE CO 00
                         STA B OX
  A14F E7 00
  A151 FE A4 07
                                ZTEMP
                         LDX
                          INX
  A154 08
                         LDA B 0.X
LDX RGHTSG
  A155 E6 00
  A157 FE CO 02
  A15A E7 00
                          X.0 B ATZ
  A15C 39
                          RTS
                  *SIGNATURE READ
  A15D FE CO OO REDSG LDX LEFTSG
                         LDA 3 0,X
STA B CRTSGX
  A160 E6 00
  A162 F7 A4 00
                         LDX RGHTSG
LDA B O.X
STA B CRTSGX+1
  A165 FE CO 02
  A168 E6 00
  A16A F7 A4 01
  A16D 39
                          RTS
                  *READ STATUS OF SIGNATURE
                  *MODULE THEN MASK
                                                                              135
  A16E F7 A4 09 READSM STA B HREG
  A171 FE CO. OC
                                 STATUS
                          LDX
                         LDA B O.X
  A174 E5 00
                         STA 3 CRTSTX
AND 3 HRAG
  A176 F7 A4 02
  A179 F4 A4 09
  A17C 39
                         RTS
                  *READ STATUS OF SIGNATURE MODULE
  A17D FE CO OC
                  REDST LDX STATUS
LDA 3 0.X
  A180 E6 00
                          STA B CRTSTX
  A182 F7 A4 02
  A135 39
                          RTS
                  *DISPLAY CONTROL
                  DISPLY LDA B CRTCXX
  A186 F6 A4 03
                          AND B #5E0
STA B CRTCXX
  A189 34 E0
  A188 F7 A4 03
  A18E 7F A4 09
                          CLR
                              HREG
                               ZTEMP
  A191 FF A4 07
                          STX
  A194 BD A1 B9
                                 DPLYA
                          JSR
  A197 FE CO 08
A19A E7 00
                                 LEFTDS
                          LDX
                          STA B O.X
   A190 F7 A4 05
                          STA B LEFTCR
   A19F BD A1 B9
                          JSR
                                 DPLYA
                        LDX.
  AIA2 FE CO OA
                                 RIGHTS
   A1A5 E7 00
                          STA 3 O.X
  A1A7 F7 A4 06
                          STA 3
                                 RGHTCR
  A1AA F6 A4 03
                          LDA 3 JRTCXX
   Alad FE CO 04
                          LDX
                                 AQUUSG
A130 FA A4 09
A133 E7 00
                          ORA 3 HREG
STA 3 D.X
   A135 F7 A4 03
                          STA 3 JRTCXX
   A138 39
                          RTS
  A139 F6 A4 09 DPLYA LDA 3 HRIG
   A130 59
                          ROL 3
   A130 59
                          ROL 3
```

DIE.

```
A132 F7 A4 09
                            STA 3 HREG
    A131 FE A4 07
                            LJX
                                    ZTEMP
    A134 E6 00
                            LDA 3
                                    J.X
    A1C6 C4 0A
                            E CNA
                                    #10
    A108 27 08
                            3EQ
                                    DPLYB
    AICA F5 A4 09
AICD CA 02
                            E AGJ
                                    HRES
                            ORA B
                                    #02
    A1CF F7 A4 09
                           STA 3
                                   HREG
    A1D2 E6 00
                     DPLY3 LDA 3
                                    x \cdot 0
     AID4 C4 OF
                            E CKE
                                    #iOF
                            ROL 3
    A1D6 59
    A1D7 59
                            ROL B
    A1D8 59
                            ROL 3
    A1D9 59
                            ROL 3
    A1DA F7 A4 0A
                          STA B
                                   LREG
    AIDD 08
     A1DE E6 00
                            LDA 3
                                   X \cdot 0
     A1E0 C4 0A
                            & GNA
                                   #10
    A1E2 27 08
                            BEQ
                                    DPLYC
     A1E4 F6 A4 09
                            LJA B
                                    HREG
                            ORA 3
    ALE7 CA 01
                                    #01
    A1E9 F7 A4 09
                                   HREG
                            STA B
    ALEC E6 00
ALEE C4 OF
                     DPLYC LDA 3
                                   0 \cdot X
                            AND 3
                                    #50F
     Alfo FA A4 OA
                            ORA B
                                   LREG
     A1F3 08
                             INX
                                    ZTEMP
     A1F4 FF A4 07
                            STX
     A1F7 08
                             TNX
     A1F8 39
                             RTS
                                                                                    )
                     * CLEAR DISPLAY
     AIF9 FE CO 04
                     BLANKX LDX
                                   AQUCSG
     A1FC F6 A4 03
                            LDA B CRTCXX
                            ORA B #BLANK
STA B O.X
     A1FF CA 10
     A201 E7 00
                             STA 3 CRTCXX
     A203 F7 A4 03
                             RTS
     A206 39
                     *CONTROL WORD "ON"
     A207 FE CO 04 WRDC1 LDX AQUCSG
A20A F6 A4 03 LDA B CRTCXX
A20D CA 80 ORA B #TSC
34
     A20F E7 00
                             STA 3 0.X
     A211 F7 A4 03
A214 39
                     RTS
                             STA 3 CRTCXX
                     *CONTROL WORD "OFF"
                     DWRDC1 LDX
                                    AQUCSG
     A215 FE CO 04
                                    CRTCXX
     A218 F6 A4 03
     A21B C4 7F
                             AND B #TSCM
     A21D E7 00
A21F F7 A4 03
                             STA B O.X
STA B CRTCXX
     A222 39
                             RTS
                     *EDGE CONTROL SELECT
EDGEX LDX AQUESG
     A223 FE CO 04
                     ZDGEX
     A226 F6 A4 03
                             LDA B CRTCXX
                             ORA 8 #DEC
STA B O.X
     A229 CA 40
     A223 E7 00
     A22D F7 A4 03
                             STA B CRTCXX
     A230 39
                             375
                     *EDGE CONTROL "OFF"
     A231 FE CO O4 DEDGEX LDX
                                   AQUCSG
     A234 F6 A4 O3 LDA 3 CRTCXX
     A237 J4 3F
                             E CNA
                                    #DECM
                             STA 3 0.X
     A239 E7 00
     A233 F7 A4 03
                             STA 3 CRTCXX
     A23£ 39
                             RTS
                     *ACTUATE SIGNATURE MODULE
```

**BERUEA** 

A23F FE CO O6 GOXXXX LDX

```
A242 F6 A4 04
                        LDA 3 CRTSXX
   A245 C8 02
                        EOR 3 #GOXXX
   A247 E7 00
                        STA B 0.X
   A249 CA 02
                        ORA 3 #GOXXX
   A248 E7 00
                        STA 3 0.X
   A24D 39 RIS
*STOP SIGNATURE MODULE
   A24E FE 30 06 HALTX LDX AQUSSG
   A251 F6 A4 O4 LDA 3 CRTSXX
A254 C8 O4 EOR 3 #HALT
A256 E7 OO STA 3 O.X
A258 CA 04
                        ORA B #HALT
   A25A E7 00 51A
RTS
                        STA B O.X
                  *ENABLE SIGNATURE MODULE
   A25D FE CO O6 CONDX LDX
                               ARUSSG
                        LDA 3 CRTSXX
   A260 F6 A4 04
                        ORA B #NES
   A263 CA 08
                        STA B CRTSXX
STA B O.X
   A265 F7 A4 04
   A268 E7 00
   A26A 39
                        RTS
                  *PUT SIGNATURE MODULE IN WAIT STATE
   A268 FE CO O6 WAITX LDX AQUSSG
A26E F6 A4 O4 LDA B CRTSXX
                        ORA B #WAITS
STA B CRTSXX
   A271 CA 80
   A273 F7 A4 04
                        STA B O.X
   A276 E7 00
   A278 39
                        RTS
                  *WAIT AND START SIGNATURE MODULE
   A279 BD A2 6B WATSTX JSR WAITX
                 JSR
   A27C BD A2 3F
                               GOXXXX
                        RTS
   A27F 39
                  SIGNATURE MODULE RESET
   A280 FE CO O6 MRESET LDX - AQUSSG
                         LDA B CRTSXX
ORA B #MMSET
   A283 F6 A4 04 LDA B
   A286 CA 01 UNA 2 O.X
   A28A D8 01
                      EOR 3 MMSET
   A28C E7 00
   A28E 39
                        RTS
                  *SELECT EDGE TYPE
   A28F FE CO O6 EDGES LDX
                               AQUSSG
   A292 C4 07 AND B #$07
   A294 59
                         ROL B
                         30L 3
   4295 59
                      ROL B
   A296 59
                       ROL 3
STA 3 HREG
   A297 59
   A298 F7 A4 09
   A293 F5 A4 04 LDA 3 CRTSXX
A294 FA A4 09
   A295 FA A4 09
A2A1 F7 A4 04
                    ORA B HREG
STA B JRTSXX
 AZAI F / A4 04 STA B URTSX
A2A4 E7 00 STA B 0.X
  A2A6 39 RTS
*DELAY FOR WINDOW
   A2A7 FE JO OJ WWNDW LOX STATUS
                         LDA 3 0.X
  A2AA E6 00
   A2AJ J4 30
A2AE 27 F7
                         AND 3 #WNDW
                         3EQ
                                WUNDW
A230 39
                         RTS
                   ZERO THE SIGNATURE
   A231 FE A2 38 SGCLR LDX CLRS1
   A234 BD A1 47 JSR
                                WRTSG
   A287 39 RTS
A288 00 CLRS1 FCB
```

```
A239 00
                          FDB
                  FC3
                                   )
    00 AESA
    CO EE.SA
                           FC3
                                   ۵
                    *ZERO THE DELAY
    A2BC FE CO O6 HOLDNO LDX AQUSSG
    A23F F6 A4 04 LDA 3 CRTSXX
A2C2 C8 80 EOR B #WAITS
                   STA B 0.X
    A2C4 E7 00
    A2C6 F7 A4 O4 STA B CRTSXX
A2C9 39 RTS
                    *DELAY FOR ACCEPTED HOLD CONDITION
    A2CA FE CO OC WWAIT LDX
                               *
STATUS
    A2CD E6 00 LDA B 0.X
               AND B #WAIT
    A2CF C4 40
A2D1 27 F7
                 RTS
                                   WWAIT
    A2D3 39
                    *DECONTROL SIGNATURE MODULE
    A2D4 FE CO O6 DECTR LDX
                                  EZZUQA
                           LDA 3 CRTSXX
    A2D7 F6 A4 04
                           EOR B #NES
STA B CRTSXX
    A2DA C8 08
    A2DC F7 A4 04
                                                                              (21
    A2DF E7 00
                          STA B O.X
                           RTS
                    *INITIALIZE SIGNATURE MODULE
    A2E2 FF CO OO INITLZ STX
                                  LEFTSG
                                                                                )
                    INX
    A2£5 08
    A2E5 FF CO 02
                           STX
                                   RGHTSG
                          INX
    A2E9 08
    A2EA FF C0 04
                          STX
                                 AQUCSG
                           INX
    AZED OB
25
                          STX - AQUSSG
    A2EE FF CO 06
                          INX
    A2F1 08
    A2F2 FF CO 08
                           STX
                                  LEFTDS
                         INX
    A2F5 08
    A2F6 FF CO OA
                          STX
                                 RIGHTS
                           INX
    A2F9 08
    A2FA 08
                           INX
    A2FB FF CO OC
                                   STATUS
                           STX
                         LDA B #$06
STA B CRTSXX
    A2FE C6 06
    A300 F7 A4 04
    A303 C6 00
                           LDA B #500
    A305 F7 A4 03
                          STA 3 CRICXX
    A308 C6 01
                           LDA B #501
                           RTS
    A30A 39
                          END
          NO ERROR(S) DETECTED

        SYMBOL TABLE:

        JCSG C004
        AQUSSG C006
        BLANK O010
        BLANKX A1F9

        RS1 A2B8
        JONDX A2SD
        CRTCXX A403
        JRTSGX A400

        DEC 0040
        DECM 00BF

   AQUCSG C004
   CLRSI
                                        DEC 0040
DISPLY A186
   CRTSTX A402
DECTR A204
                       CRTSXX A404
DEDGEX A231
                                                            DPLYA A139
   DECTR
           A1D2
                                                             EDGES
                                          DWRDC1 A215
                                                                      APRE
   DPLYS
                       DPLYC ALEC
                                                           HALT 0004
INITLE A2E2
         A223
A24E
                       GOXXX 0002
HOLDNO A23C
                                           GOXXXX A23F
   EDGEX
                                                   A409
                                         HREG
   HALTX
   LEFTOR A405 LEFTOS JOO8
                                           LEFTSG COOO
                                                             LREG
                                                                      A40A
            0001 MRESET A280
A150 REDST A17D
                                                   0008
                                                              READSM
                                                                      A163
   MMSET
                                           NES
                                                           RGHTSG JOO2
                               A17D
                                           RGHTCR A406
   REDSG
   RIGHTS COOA
                                                                     3003
                                           STAC1 A433
                                                              STATUS
                       SGCLR
                                A231
TSC
WAITX
                                007F
                                           WAIT
                                                   0040
                                                              WAITS
                                                                      0080
            0080
                       TSCM
           A268 WATSTX A279
                                                  ACAN ACSA
                                          WHALT
                                                             TASA WORK
                                          WWAIT ASSA
                   WRTSG A147
   VRDC1
            A207
   ZTEMP
           3407
```

```
LIST
     DOOL REM THIS IS A BASID PROBRAM WHICH IS USED FOR PRINT ROUTINES
     9002 REA AND SIGNATURE COMPARISIONS THIS PROGRAM INTERFACES WITH
     OCCUPANT "CONSER" ALV MAREORS SEAUGHDE LANGUAGE SOCIAL ALS COOP
     0004 REM REM LOCATION UPSTART IN THE CONTROL PROGRAM.
     0005 DIM N1(64), R5(64), J(64), B5(64)
     0006 POKE( 0040,166)
     0007 PUKE( 0041,14)
     DOOY POREC JOHINIAN ANDE DO YOU MANTS DEDINGMOSTID, LEFERNING"

DOOD BEINT "WHICH WODE DO YOU WANTS DEDINGMOSTID, LEFERNING"
     0030 LET D$="D"
0040 LET L$="L"
                                                                The second of th
     0050 INPUT M&
 0060 IF M5=D5 THEN 300
     0070 IF Mb=Lb THEN 190
     0190 PRINT "YOU ARE IN LEARNING MODE"
     0200 PRINT "HOW MANY NODES ARE YOU GOING TO TEST?"
    X TUCNI 0120
     0212 FOR I=1 TO X
     0225 PRINT "TYPE S' WHEN YOU HAVE YOUR PROBE ON A NODE FOR START"
     D230 INPUT K&
     0235 IF Kb="S" THEN 240
     0237 GOTO 225
     0240 LET A=U3ER(0)
     0241 PRINT "DO YOU WANT TO RETEST THIS NODE?"
     0242 INPUT 25
      0243 IF 35="YES" THEN 225
      D250 PRINT "TYPE NODE NUMBER FOLLOWED BY ITS GOOD SIGNATURE"
      0270 INPUT N1(I),R$(I)
      1 TX3K 068C
      0294 PRINT "DO YOU WANT DIAGNOSTIC MODE?"
      295 INPUT US
     0296 IF UB="NO" THEN 475
     0300 PRINT "YOU ARE IN DIAGNOSTIC MODE"
     0305 PRINT "TYPE D WHEN YOU HAVE YOUR PROBE ON A NODE FOR DIAGNOSTID"
      0306 INPUT T
      0307 IF T&=""" THEN 309
      0308 30T0 190
0309 LET A=USER(0)
      0310 30SUB 430
0320 INPUT J.B$
0330 IF J>X THEN 400
      0340 IF 35=R5(J) THEN 380
      0350 PRINT "THIS NODE IS DEFECTIVE"
0350 PRINT "NODE # GOOD SIG.
                                                       G000 Sig. 3AJ 313."
      0370 PRINT J.R$(J),36
  0375 30T0 390
0380 PRINT "TESTS 0.K NODE #":J
      0390 GOTO 305
  0400 PRINT "NODE # OUT OF RANGE"
0410 90T0 300
      0430 PRINT "DO YOU WANT TO RE-DIAGNOSE THIS NODE?"
      0440 INPUT R&
      0450 IF 33="YES" THEN 305
      0460 PRINT "TYPE NODE REEMUN SECON ETS-SI TOUL SUCH TRUE"
   0470 RETURN
      0475 PRINT "P R 0 G R A M S T 0 P P E D"
   0480 END
```

BASIJ

# LIST OF REFERENCES

- 1. Akers, Sheldon B. <u>A Logic System for Fault Test Generation</u>. IEEE Transaction on Computers, Vol. C-25, No. 6, June 1976.
- 2. Daniel, H., Lindbloom, E. and Carpenter, R. G. <u>The Weighted Random Test Pattern Generator</u>. IEEE Transactions on Computers. Vol. C-24, No. 7, July 1975.
- 3. Friedman, Arthur D. and Menon, P. R. <u>Fault Detection in Digital Circuits</u>. New Jersey: Prentice-Hall, Inc., 1971.
- 4. Fromwerk, Robert A. <u>Signature Analysis: A New Digital Field Service Method</u>. Hewlett Packard Journal, May 1977, Volume 28, Number 9.
- 5. Motorola. M6800 Microprocessor Applications Manual. Motorola, Inc., 1975.
- 6. Motorola. M6800 Microprocessor Programming Manual. Motorola, Inc., 1976.
- 7. Muth, Peter. A Nine-Valued Model for Test Generation. IEEE Transactions on Computers. Vol. C-25, No. 6, June 1976.
- 8. Soucek, B. R. and K. O. <u>Microprocessors and Minicomputers</u>. New York: John Wiley and Sons, 1976.