Spring 1980

# A microprocessor based digital logic simulator 

Kevin Dresher<br>New Jersey Institute of Technology

Follow this and additional works at: https://digitalcommons.njit.edu/theses
Part of the Electrical and Electronics Commons

## Recommended Citation

Dresher, Kevin, "A microprocessor based digital logic simulator" (1980). Theses. 1463.
https:/ / digitalcommons.njit.edu/theses/1463

## Copyright Warning \& Restrictions

The copyright law of the United States (Title 17, United States Code) governs the making of photocopies or other reproductions of copyrighted material.

Under certain conditions specified in the law, libraries and archives are authorized to furnish a photocopy or other reproduction. One of these specified conditions is that the photocopy or reproduction is not to be "used for any purpose other than private study, scholarship, or research." If $a$, user makes a request for, or later uses, a photocopy or reproduction for purposes in excess of "fair use" that user may be liable for copyright infringement,

This institution reserves the right to refuse to accept a copying order if, in its judgment, fulfillment of the order would involve violation of copyright law.

Please Note: The author retains the copyright while the New Jersey Institute of Technology reserves the right to distribute this thesis or dissertation

> Printing note: If you do not wish to print this page, then select "Pages from: first page \# to: last page \#" on the print dialog screen

The Van Houten library has removed some of the personal information and all signatures from the approval page and biographical sketches of theses and dissertations in order to protect the identity of NJIT graduates and faculty.

$$
\begin{gathered}
\text { 2) A } \\
\text { MICROPROCESSOR BASED } \\
\text { DIGITAL LOGIC SIMULATOR }
\end{gathered}
$$

## BY

1) KEVIN DRESHER

# A THESIS <br> PRESENTED IN PARTIAL FUFILLMENT OF THE REQUIREMENTS FOR THE DEGREE <br> OF <br> MASTER OF SCIENCE IN ELECTRICAI ENGINEERING <br> AT 

NEW JERSEY INSTITUTE OF TECHNOLOGY

This thesis is to be used only with due regard to the rights of the author. Bibliographical refences may be noted, but passages must not be copied without permission of the College and without credit being given in subsequent written or published work.

Newark, New Jersey
1980
APPROVAL OF THESIS
AMICROPROCESSOR BASED
DIGITAL LOGIC SIMULATOR
BY
KEVIN DRESHER
FORDEPARTMENT OR ELECTRICAL ENGINEERINGNEW JERSEY INSTITUTE OF TECHNOLOGY
BY
FACULTY COMMITTEE
APPROVED: $\qquad$
$\qquad$
$\qquad$
Newark, New Jersey 1980

A

MICORPROCESSOR BASED
DIGITAL LOGIC SIMULATOR
by
Kevin Dresher
Advisor: Dr. Robert DeLucia
Submitted in Partial Fulfillment of the Requirements for The Degree of Master of Science in Electrical Engineering July 1980

It is the intent of this thesis to acquaint the reader with a tool which is available for use in the digital circuit design field. The reader is now able to totally simulate via DIS the digital logic design he creates on paper before it ever takes a hardware form. The computer program accepts a detailed description of the schematic and creates timing diagrams, loading statistics, cross references, and various lists for future documentation.

The user needs no programming knowledge and will find the requirements to run a simulation with DLS extremely user oriented. The simulation descriptions and command language are tailored to logic design applications. The format is straight forward, utilizing standard English
language and logic design concepts. To code a design for simulation the designer needs only a well labeled circuit diagram, where all the inputs and outputs of each element has a label With the addition of a few simulation parameters DLS will take the network description and form a program in memory which will recreate the operations of the digital circuit.


## Dedication

[^0]| Chapter | TABLE OF CONTENTS |  |
| :---: | :---: | :---: |
|  | Title | Page |
| CHAPTER 1 | WHY ANOTHER SIMULATOR? | 1 |
|  | 1.1 Need for Simulators | 1 |
|  | 1.2 Levels of Simulation | 2 |
|  | 1.3 Gate Level Simulation | 4 |
|  | 1.4 DLS a Microprocessor Based Program | 8 |
| CHAPTER 2 | THREE VALUE SIMULATION | 10 |
|  | 2.1 Use of Ternary Algebra | 10 |
|  | 2.2 Propagation Hazard Example | 14 |
|  | 2.3 Oscillation Error Example | 16 |
|  | 2.4 Don't Care Example | 18 |
| CHAPTER 3 | TABIE DRIVEN SIMULATION TECHNIQUES | 20 |
|  | 3.1 Modeling Approach | 20 |
|  | 3.2 Table Driven Simulation Method | 21 |
|  | 3.3 Dual Table Simulation | 22 |
|  | 3.4 Table Setups | 27 |
| CHAPTER 4 | THE DLS PROGRAM | 32 |
|  | 4.1 DLS Program Structure | 32 |
|  | 4.2 Source Program <br> Requirements | 34 |
|  | 4.3 The Controller/Editor | 37 |
|  | 4.4 The Controller/Editor Program Listing | 41 |
|  | 4.5 The DLS Compiler | 53 |
|  | 4.6 The Compiler Program Listing | 66 |
|  | 4.7 The DLS Executer | 82 |


| Chapter | Title | Page |
| :---: | :---: | :---: |
|  | 4.8 The Executer Program Listing | 90 |
|  | 4.9 General Purpose Routines and Memory Allocation | 112 |
| CHAPTER 5 | USING THE DIGITAL LOGIC SIMULATOR | 118 |
|  | 5.1 Design Examples | 118 |
| CHAPTER 6 | CONCLUSION | 138 |
|  | 6.1 A Few Last words | 138 |
|  | BIBLIOGRAPHY | 140 |

## LIST OF FIGURES

| Figure | Title | Page |
| :---: | :---: | :---: |
| 1-1 | Time Delay Modeling | 5 |
| 2-1 | Two Value Truth Table | 11 |
| 2-2 | Combinational Hazard Detection | 12 |
| 2-3 | Digital Latch With Hazard Example | 15 |
| 2-4 | Oscillating Test Circuit | 17 |
| 2-5 | Don't Care Example | 19 |
| 3-1 | Dual Table Operation | 23 |
| 3-2 | OR Gate Simulation | 26 |
| 3-3 | DLS Table Breakdown | 28 |
| 3-4 | Simulation Tables | 30 |
| 4-1 | Memory Allocation | 33 |
| 4-2 | Command Word Format | 36 |
| 4-3 | Source Program Update Routine | 38 |
| 4-4 | Controller Routine | 39 |
| 4-5 | Command Function Selection Routine | 40 |
| 4-6 | Compiler Function Routine | 54 |
| 4-7 | Sum Function Routine | 56 |
| 4-8 | Prnt Function Routine | 57 |
| 4-9 | Symb Function Routine | 58 |
| 4-10 | Setup Function Routine | 61 |
| 4-11 | Pack Function Routine | 62 |
| 4-12 | Io Function Routine | 64 |
| 4-13 | Exec Function Routine | 84 |
| 4-14 | Updat Function Routine | 85 |
| 4-15 | Gate Simulation Routine | 87 |
| 4-16 | Outp Function Routine | 89 |
| 5-1 | Race Condition Example | 118 |
| 5-2 | Adding a Delay Block | 120 |


| Figure | Title |  |
| :--- | :--- | :---: |
| $5-3$ | Another Race Circuit | Page |
| $5-4$ | Full-Adder Circuit | 122 |
| $5-5$ | Asynchronous Finite State | 126 |
| $5-6$ | Machine | 131 |
|  | Circuit with Race Condition | 134 |

## CHAPTER 1

## WHY ANOTHER LOGIC SIMULATOR?

### 1.1 Need for Simulators

The use of computers to assist in the engineering of digital systems is not a new idea. Design automation schemes have been in existence since the first generation computers. The original computer systems were mainly concerned with production logistics such as generating wiring schedules and printed circuit board layouts. The logic design phase was performed manually, using intuition and experience based on the theories of switching circuits. When the MSI and LSI logic components were introduced, the design approach changed radically. The problem was one of sheer complexity. Since digital systems attained such a high level of sophistication, the old conventional design practices proved inadequate to handle these complexities. It therefore became essential to use the computer from the initial design stages.

This is done through the use of the process of simulation, whereby it is possible to model the behavior of a real system either mathematically or functionally.

Experience shows that simulation is one of the most powerful analysis tools available to the designer. It allows the designer to make expermental designs with systems, real or proposed, where it would otherwise be impossible or impractical to do so.

Computer-Aided Design (CAD) programs were written for the purpose of simulating proposed or experimental systems. Using CAD programs, the designer could explore new ideas and techniques. As results are achieved more rapidly, inoperative designs may be eliminated immediately while positive results are open to exploration.

### 1.2 Levels of Simulation

There are four basic levels at which digital systems can be simulated. 1 The first is known as "System Level," whereby the simulation is used to evaluate the general overall properties of a system. Elements of the system are usually complex devices, and may include buffers, memory modules, arithmetic units, and central processing units. Usually each model is characterized by a set of parameters, such as response time and capacity. System level simulation is primarly used as a means of predicting system performances.

This is followed by the type of simulation known as

[^1]"Register Transfer Level." At this level data flow is specified at the register level. The simulator operates upon real data, hence the functional design of the system can be evaluated.

The third type of simulation is "Gate Level Simulation." At this level the system is described by a collection of logic gates and their interconnections. Each signal line is restricted primarly to two or three values. Time is usually quantized to the point where one unit of time corresponds to one gate delay time unit. The final type of simulation is the "Circuit Level." A logic gate circuit may consist of some interconnection of diodes, transistors, and resistors. Here each signal line is not restricted to just two or three values but rather to a quantized interval between two voltages or current levels. In addition time is quantized to a very fine degree. Transitory behavior is usually of primary interest.

Each of the last three levels employs models which are simplifications of those of the preceding level, both in quantitative terms and in terms of behavior. The set of components represented in the circuit level model of a logic gate and the circuit's finite rate of change of state, may be simplified using a gate level model into a single two state element. The state of this element would change instantaneously at discrete time intervals. Simil-
arly sets of gates may be merged together to form elements of a register transfer level model, in which state changes may occur at varing multiples of the basic gate operation time units. Circuit, gate, and register transfer level simulation models represent progressive levels of simplification of an actual system element behavior. This can be viewed as being derived from a direct translation of its electrical characteristics.

A system level simulation model represents a level of simplification of elements of a real system derived by abstraction, rather then by synthesis. Circuit level simulation employs continous time models. This differs fundamentally from those using gate level or register transfer level which employs discrete time models.

### 1.3 Gate Level Simulation

Digital Logic Simulator (DLS) is a gate level simulation program which can be used for analyzing digital logic designs. When given the initial state and the input sequence the simulator will calculate a state-time map of the logic signals.

Most of the early simulators would model gates as elements having zero induced propagation delay time. ${ }^{2}$ This

[^2]Time Delay Modeling

(a)


FIGURE 1-1
implies that the output logic level changes instanteously when the inputs change. An example is shown in Figure 1-1a which depicts a two gate circuit. In a zero delay simulator as the input signal (A) changes from a logic '1' to a logic 'O,' the output signal (C) stays constant. This can be seen in Figure 1-1b.

In actuality, this circuit design would have an inherent race condition. One of the two signals being fed into the OR gate will have a propagation delay time longer than the other.

One of the goals for creating DLS was to develop a method of simulation where such hazards could be observed and corrected. DIS has two modes of operation which can show the presence of a race condition. In the first mode, each gate has a single time unit delay before the output changes corresponding to changes of the inputs. Figure 1-1c shows that when the input to the NOT gate changes from a logic ' 1 ' to a logic ' $O$ ' the output signal ( $B$ ) of the NOT gate is delayed for one time unit before it changes from a logic 'o' to a logic '1.' This means that for one time unit both inputs to the OR gate will be at a logic 'O' producing a logic ' $0^{\prime}$ on the output. In the next time frame the NOT gate has propagated its signal through the gate producing a logic ' 1 ' on one of the inputs of the or gate which produces a logic '1' on the output.

There is a difference between the simulation of a zero
and a one gate delay circuit simulation. The first simulation had a constant logic '1' on the output where the latter one had a period of time where the output dropped to a logic 'O.' In digital circuit design this would be known as a glitch. Using the simulator the designer would be able to see the existence of this hazardous condition and go back to modify the circuit to remove the glitch from the design.

The second mode of DLS uses what is known as a three value simulator. ${ }^{3}$ Whenever a signal tries to change its logic level, it enters a transition state. This is a third logic state where the state is neither a logic '1' or a logic 'O,' it is unknown. Figure 1-1d shows that when the output of the NOT gate tries to change its logic level, it enters the transition state for one time unit. In the next time frame the output goes to the correct logic level. The transition state that the NOT gate produced is passed to the OR gate which produces an unknown output. The output of the OR'gate will have two transition states due to the fact that in time frame two both inputs were at a logic '0.' As the output attempts to reach a logic '0' it is forced into the transition state for one time unit. In the third time frame one of the inputs is in the transition state which keeps the output in the transition state, the glitch.

3J. S. Jephson, R. P. McQuarrie, and R. E. Vogelsberg, "A Three-Value Computer Design Verification System," IBM System Journal, Vol. 8, No. 3, 1969, pp. 178-189

Finally by the fifth time frame all the signals have settled out. When the results are viewed the fact would be noted that the final output had two time units in which the output is unknown. This occurrence creats a condition that is in all probability hazardous to the operation.

### 1.4 DLS a Microprocessor Based Program

One of the big differences between DLS and other simulators is that it has been implemented on a microprocessor based computer system. Most standard high-level languages, such as Fortran and Basic, are oriented to numerical computations and consequently are extremely inefficient when used for data processing operations. A more efficient approach is achieved through the use of a machine dictated assembly language. Data is usually stored in a tabular or list format. Thus a language capable of setting up data structures in list form that is capable of manipulating the items in the list is required.

DLS was written in assembly language for two reasons. The first is for its ease of handling list structured queues and secondly high-level languages, require large amounts of memory. One of the objectives for writing DIS was to create a system that occupied the smallest amount of memory space, making it possible to run on a small system. Even though assembly languages have the disadvant-
age of being specific to one type of computer, DLS was written for the 8080 microprocessor, an industry standard.

## THREE VALUE SIMULATION

### 2.1 Use of Ternary Algebra

The presence of hazards and races in combinational logic circuits may be detected by using the concept of ternary algebra. ${ }^{1}$ In this method a third value ' X ' which assumes the value between a logic 'O' and a logic '1' is used to represent unspecified transition periods, initial conditions, oscillations, and don't know states. Basic logic gates can be redefined in terms of ternary functions using logic levels '0,' '1,' and 'X.' Figure 2-1 shows the truth tables for the basic gates for both two and three logic state simulations.

The using of the three value method allows hazards to be detected that normally go unnoticed in a two value simulation. ${ }^{2}$ Figure $2-2 a$ shows the two value simulation for several gates. When the two inputs change simultan-

[^3]Two Value Truth Table

|  |  |  |  | N |  |  | E |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | I | I | A | A |  | N | X |
|  | N | N | N | N | 0 | 0 | 0 |
|  | 1 | 2 | D | D | R | R | R |
| $\phi \varnothing$ : | $\emptyset$ | $\emptyset$ | $\emptyset$ | 1 | $\varnothing$ | 1 | $\emptyset$ |
| ¢1: | $\varnothing$ | 1 | $\emptyset$ | 1 | 1 | $\emptyset$ | 1 |
| ¢2: | 1 | $\emptyset$ | $\varnothing$ | 1 | 1 | $\emptyset$ | 1 |
| ¢3: | 1 | 1 | 1 | $\emptyset$ | 1 | $\emptyset$ | $\emptyset$ |
|  |  |  | (a) |  |  |  |  |

Three Value Truth Table

(b)

Figure 2-1

## Combinational Hazard Detection



(a)

(b)

Figure 2-2
eously the output stays constant. In three value simulation when a logic level changes state first it must enter the logic ' $X$ ' state. Figure $2-2 b$ shows that when both inputs to a gate change at the same time, for one time unit both inputs are unknown. This produces an output which is temporarily unknown. In a larger circuit design this glitch would be passed along to the rest of the circuit which could lead to a possible erroneous final output.

In addition to hazard detection the third logic level may also be used to represent "don't care" input conditions to the circuit. This makes it possible to cut down on the amount of test data required to check a given circuit. For example if it were required to simulate the reset logic of a basic register circuit. Normally this would have to be performed by applying the reset logic to the input repetitively and checking that for every possible combination of input bits the output of the register always goes to a logic 'O.' This would require $2^{\text {n }}$ simulation runs, where $n$ is the number of bits in the register. By initally setting all of the bits in the register to the logic ' $X$ ' state and then simulating the reset logic, it is possible to determine in one simulation run those stages which do not get reset to a logic ' $O^{\prime}$ state. ${ }^{2}$

[^4]
### 2.2 Propagation Hazard Example

Figure $2-3$ a is a logic circuit which was simulated by DLS. The circuit consists of two AND gates and one OR gate. The output of the OR gate is fed back to one of the AND gates to form a type of latch. Figure $2-3 b$ is the printout of the DIS simulation operated in the normal mode. Time frame 0 shows that when the three inputs are unknown the output is unknown. In time frames 1, 2, 3, 4, and 5 the circuit is put through several different test patterns. A problem occurs when the inputs (INA and INB) change their values from time frame 5 to frame 6. This simultaneous change is detected as a possible hazard to the circuit. Due to the creation of the feedback path in the circuit, the glitch is transferred through the OR gate and then back to one of the inputs. This means that the glitch causes the circuit to settle in the unknown state.

As a verification of the results DLS is rerun using the trace. mode this time. Figure $2-3 c$ is the DLS trace mode results. The critical point is time frame 6 where the two inputs change simultaneously. INA changes from a logic '1' to a logic ' $X$ ' then to the final logic 'O' value. On the other hand INB changes from a logic 'O' to a logic ' $X$ ' and settles to a logic '1.' For one time unit both inputs to the AMD gate are unknown. ghis glitch is fed into the OR gate which will produce a logic ' $X$ ' which feeds

## Digital Latch With Hazard Example



Figure 2-3
this value back to the AND gate which will the produce an output of a logic 'X.' Even though the first AND gate has by this time finished changing, the original glitch has caused the output of the circuit to become latched in the unknown state.

### 2.3 Oscillation Error Example

A simple example of an oscillating circuit is expressed in Figure 2-4a. This simple NAND gate has a problem when the input goes to a logic '1, ${ }^{\text {' }}$ the output tries to go to a logic '0.' This is then fed back to the other input. Now what happenes is that the output tries to go to the logic '1' state. 'This circuit works fine with a logic '0' on the input but whenever it goes to any other logic value the output can not find a stable state so it oscillates.

Another example is show in Figure 2-4b. The two NOR gates are configured to form a R-S Flip Plop. Note from the results that when no initial condition is given and both inputs are at a logic 'O' the output stays unknown. This is due to the fact that DLS assigns a logic ' $X^{\prime}$ ' to all gates prion to the start of the simulation. This circuit operates properly up to time frame 7. Here both inputs ( $R$ and $S$ ) go to a logic '1' producing outputs ( $Q$ and $Q N$ ) at a logic 'O.' The outputs are stable except by definition one is supposed to be the complement of the other.

## Oscillating Test Circuits



Figure 2-4

The problem occurs in this circuit when both inputs now drop from a logic '1' to a logic 'O' at the same time. The circuit starts to oscillate which DLS detects in time frame 8.

### 2.4 Don't Care Example

Figure 2-5 shows a circuit derived from the equation $\mathrm{F}=\mathrm{A} \overline{\mathrm{B}} \overline{\mathrm{C}}+\mathrm{A} \overline{\mathrm{B}} \mathrm{C}+\mathrm{A} \mathrm{B} \overline{\mathrm{C}}+\mathrm{ABC}$, which using Boolean Algebra can be reduced to $F=A$. To prove this, first DLS is made to run through the nine different possible input combinations. The problem is then rerun, this time setting the values of the eliminated variables to the logic 'X' state. The two simulations produce the identical results. This example was not chosen to show reduction techniques but to show that the logic ' $X$ ' state could be used in place of don't care situations which may arise.

## Don't Care Example



|  | A | B | C | F |
| :---: | :---: | :---: | :---: | :---: |
| $\phi \phi$ : | $\emptyset$ | $\emptyset$ | $\emptyset$ | $\emptyset$ |
| ¢1: | $\emptyset$ | $\varnothing$ | 1 | $\varnothing$ |
| ¢2: | $\emptyset$ | 1 | $\emptyset$ | $\emptyset$ |
| ¢3: | $\emptyset$ | 1 | 1 | $\emptyset$ |
| ¢4: | 1 | $\emptyset$ | $\emptyset$ | , |
| ¢5: | 1 | $\varnothing$ | 1 | 1 |
| $\varnothing 6$ : | 1 | 1 | $\varnothing$ |  |
| ¢7: | 1 | 1 | 1 | 1 |


|  | A | B | C | F |
| :---: | :---: | :---: | :---: | :---: |
| $\phi \varnothing$ : | $\varnothing$ | X | X | $\varnothing$ |
| ¢1: | $\emptyset$ | X | X | $\emptyset$ |
| ¢2: | $\emptyset$ | X | X | $\emptyset$ |
| ¢3: | $\emptyset$ | X | X | $\emptyset$ |
| ¢4: | 1 | X | X | 1 |
| $\emptyset 5:$ | 1 | X | X | 1 |
| $\varnothing 6$ : | 1 | X | X | 1 |
| $\emptyset 7$ : | 1 | X | X | 1 |

Figure 2-5

### 3.1 Modeling Approach

A fundamental question is how a digital circuit is to represented or modeled by the computer. There are several ways to model a circuit, each have advantages and disadvantages. The method of digital circuit modeling is dependent upon the type of machine being used. Three important factors which must be considered are machine type, word length, and the number or language of the instruction set.

The simulation model is formed from the inputed source language statements which describe the digital circuit. These statements can either be interpreted directly and then executed or compiled into machine code which is executed later. Most of the earlier simulators were either interpretive or executed compiled code. ${ }^{1}$ Current simulators however, employ some form of data structure and are table driven.

For compiled code simulators each source statement

1M. A. Breuer, Digital System Design Automation, California, Computer Science Press, Inc., 1975, pp. 237-242
generates a set of subroutines which perform the logical function required by each specific element. The simulated network is represented in the computer as a series of interconnected subroutines which evaluates the logical function of each element in the order in which they appear in the circuit. Starting at the input gates and proceding through the circuit, outputs of one gate acting as inputs to the succeeding gates until the final output gates are reached. The disadvantage of this approach is that for each element there could be about five to ten instructions required to perform the simulation. For a fairly large circuit the size of the compiled code would require a fair amount of memory. Another problem is that a compiled code is inherently a zero delay simulation and is extremely inflexible as to the extent of the types of different operations which can be performed during simulation.

### 3.2 Table Driven Simulation Method

In the table driven method, the parameters of each logic element in a circuit is stored in a tabular form. ${ }^{2}$ Each entry consists of such data as logic function, propagation delay, input sources, output values, and output destination. The source language statements are translated

2
M. A. Breuer, Design Automation of Digital Systems, New Jersey, Prentice-Hall, Inc., 1972, pp. 127-128
into a data structure representing the circuit. During simulation the data structure is operated on by a control program which analyzes the information in the lists in accordance with the simulator command statements to determine the flow of data and logical values in the network. The interpreter program operates by evaluating all the elementsand assessing those subroutines which are required by the program rather than having individual macros for each element. When a large circuit design is simulated the running time of the simulator could become a factor because of the sequential nature of the program and the number of instructions to be executed. In a table driven simulator for a given input pattern only a certain number of the elements will be changing their logic states. A large reduction in computation time is achieved in DIS because only those elements which are supposed to change states are evaluated.
3.3 Dual Table Simulation

DLS contains seven tables but the heart of the program is contingent upon two of the tables. These two tables are known as T1 and T2, contain all the logic levels of the network. Bach logic level is stored in one word of memory, in the case of the 8080 microprocessor a word of memory is 8 bits in length. At the beginning of the simulation run

## Dual Table Operation


(a)
.OR/2. $A, B, C \quad I C=\varnothing$
(b)

Figure 3-1
both $T 1$ and $T 2$ contain the same information. If no initial condition is given for each element a logic 'X' is automatically assigned to the output of that element.

The simulation is done by taking the inputs from $\mathbb{T} 1$, performing the logic function called for and storing the results in $\mathbb{T} 2$. For example, Figure $3-1$ a shows a single two input one output OR gate. In DLS a line of source code to describe the gate is shown by Figure 3-1b. The line tells the interpreter program the type of logic gate, the number of inputs, the input symbols, the output symbol, and any initial condition for the output symbol. The program would translate this line code and assign three words of memory for $T 1$ and T , for this one element. Each table would have the same logic levels assigned to them at the beginning of the simulation. During the simulation the two input values would be taken from $T 1$, operated upon and stored in the output, located in $\mathbb{T} 2$, as can be seen in Figure 3-1c. At this point a comparison is made between the contents in $T 1$ and $T 2$. If the two tables contain the identical information then the simulated circuit is said to have reached a stable state. Disagreement indicates that some of the signals are still being propagated through the circuit.

If only one table existed there would be no way to ascertain whether the network had reached a stable state, since there would be no record of the previous state. I'wo
tables make it possible to check the stability of the circuit. After all logical operations were performed $T 1$ would contain the $n-t h$ state while $T 2$ would contain the $n+1$ state. When comparing the $n$-th and $n+1$ states of the network it can be determined if the network had achieved a stable state.

A clarification of this analysis may be seen in the example shown by Figure $3-2$, which is a simulation run of Figure 3-1a. Assume that both inputs ( $A$ and $B$ ) are at a logic 'O' and the initial condition of the output (C) is also at a logic '0.' Figure $3-2 \mathrm{a}$ shows that at the start of the simulation both $I 1$ and $\Psi 2$ contain the same data. Assume now that one of the inputs (A) is going to change to a logic '1,' but in a three value simulation it must for one time unit be at the transition level ' $X$.' The ' $X$ ' value is substituted into the (A) location in $T 1$ and $T 2$, then the OR operation is performed as seen in Figure 3-2b. A comparison is made between $T 1$ and $T 2$. Since they are not the same the operation is not yet complete, so $T 2$ is copied over into T1. The $n+1$ state now becomes the $n$-th state and a new $n+1$ state must be generated. Now that the input (A) has been in the transition state for the required time it now goes to a logic '1.' Another OR operation is performed as can be seen in Figure $3-2 c$. Again after the operation $T 2$ is not equal to $I 1$ so it is copied into TI and again another OR operation is done. This time T1 is

## OR Gate Simulation



Figure 3-2
the same as $T 2$ so the simulation update cycle is complete, all signals have been propagated through and stability in the circuit has been achieved. Using three value simulatior it took two time units to produce the correct output, but it took three time units for the circuit to be considered stable in DLS.
3.4 Table Setups

It is the formation of the other five tables which the translator portion of DLS uses to setup the dual simulation tables. Certain information has to be extracted from the source program and broken down into the different tables. Consider Figure 3-3a which is a two element device. The enclosed area shows the portion of the circuit which will be under test. The lines extending from this area are the test inputs and the test output. Other internal signals can be monitored where applicable. To simulate this circuit using DIS the device is described by English language type statements, shown in Figure 3-3b. The program must be given the test inputs, test output, gate type, and any initial conditions.

The first thing DLS does is to scan for all symbols used in the circuit description. Figure $3-3 \mathrm{c}$ shows the creation of the symbol table. Each symbol, which can be up to five characters in length, is stored in the symbol

table along with its corresponding address as seen in tables $T 1$ and 92 . The symbol table is very important since all the other tables will access it to determine the locations of the symbols in table $T 1$ and $T 2$.

DLS then looks for certain control words for the formation of the test input table. Once DIS finds the control word, it then scans the rest of the line for symbols whose:addresses can be found in the symbol table. DIS completes the operation by storing the input symbol addresses in the input table. In addition a count of the number of test inputs is maintained as shown in Figure 3-3d.

The same procedure is done in determining what points of the circuit the user wants to monitor during simulation. In this case DIS will scan for the print control word. Addresses are extracted from the symbol table and stored in the output table along with the count on the number of outputs, as seen in Figure 3-4a. For both the input and output tables, the addresses assigned are those corresponding to table $\mathbb{T} 1$. Since after a simulated network has reached a stable state $T 1$ will contain the same information as T2, there would be no need to access information from T 2 .

The next two tables to be formed are created simultaneously. DLS scans the program looking for the logic gates. When a gate is found that gate type count will be incremented (Figure $3-4 b$ ) and then DLS will create an updating sequence table (Figure 3-4c). The update sequence for any two input

## Simulation Tables


(a)

Update Sequence

| $(A)$ |
| :---: |
| $(B)$ |
| $(D)^{\prime}$ |
| $(D)$ |
| $(C)$ |
| $(B)^{\prime}$ |
| $(C)$ |

( )-- memory location
( )t- memory location in CR table

Gate Type Table

(b)

T1



Figure 3-4
input device would consist of the two inputs to the gate whose addresses are located in table 11 , followed by the output, whose address is located in table T2. For logic elements with four inputs and one output, the update sequence table would contain four addresses from T1 and one from T2. It should be noted that prior to simulation all symbols which were not given any initial condition are assigned a logic 'X' to their respective locations. Symbols with assigned initial conditions are inserted in both tables T1 and T2 prior to simulation.

## CHAPTER 4

## THE DLS PROGRAM

### 4.1 DLS Program Structure

The DLS simulator was written in a format kmown as a modular program. There are three distinct modules; controller/editor, compiler, and executor. Each module acts independent of each other but can not operate without the others. Parameters are not passed back and forth between modules but instead the controller will partition off blocks of memory where all the necessary information will reside. These blocks of data or tables have no fixed memory addresses. Also each table does not have any fixed size. Figure 4-1 shows how the memory would be allocated for a given simulation. The object file of DLS occupies the first 4 K block of memory. The control program then partitions off the rest for the tables.

The source program which is the topological description in the DLS language is entered into the memory via the editor. As each line of data is taken in and stored in memory, the size of the source program increases. The control program will then alter where the next open source

Memory Allocation


Figure 4-1
program location will be located in memory. If there are alterations in the source program any previously compiled network becomes void. This is because when the source program increases or decreases in size the other table addresses will not be altered, meaning source code information may overlap into the table area.

Once the network description is complete the compiler module will be called upon. The compiler takes the source program and breaks it down into the representing data structure. Once the compiler sets up the tables it is the function of the execution module to perform the simulation. The executer contains a simulation controller which calls upon the user to setup certain simulation parameters. Using these parameters plus the compiled tables the network can now be simulated.

## 4. 2 Source Program Requirements

It is possible to define logic circuits in terms of Boolean equations but impractical for large complex circuits. To reflect the implemented configuration the equations would have to be derived directly from the actual circuit. Such an approach would be rather cumbersome. A better way would be based on an element description. ${ }^{1}$ Each element

[^5]would have its inputs and output uniquely defined, making it easer to define complex compound modules. An element would consist of gate type, number of inputs, and the output. DIS uses this along with another parameter, the initial condition. This helps eliminate transients which would exist when the simulation first begins, since all logic elements which are not given an initial condition are put into the logic 'X' state.

DLS is slightly limited in the types of elements it can presently simulate. Figure $4-2 a$ and $4-2 b$ show the types of elements which DLS can handle. That which is in capitalized letters must be typed by the user, the lower case letters are where the user would put variable names, which can be up to five alphabetic characters in length. The initial condition is optional to the user and can be completely left out.

It is the users responsibility to inform DLS, within the source program, which logic variables are primary inputs and which are monitored outputs. A primary input is a variable whoselogic level is not generated internally in the circuit but rather must be supplied externally by the user. They can be considered the test input paths. The monitored output points are those variables which the user wants to view during the simulation. The format for these operations is shown in Figure 4-2c.

The final requirement for DLS to operate is that the

Command Word Format

(b)
. INPUT. a1,a2,a3,..., $a_{n}$
.PRINT. $\mathrm{b}^{1, b 2, b 3, \ldots, b_{n}}$
(c)
.END.
(d)

Figure 4-2
last line in the program must be as shown in Figure $4-2 d$. This statement informs the compiler that there is no more source code to be compiled.
4.3 The Controller/Editor

The controller/editor module performs two duties for DLS. Its first task is to interact with the user to determine what action DLS is to perform. The second duty is to edit the source program which the user loads into the computer via a terminal.

The source program is loaded one line at a time. Each line must have a four digit identification as the first four characters. This is simular to the program language Basic. As each line comes in the source program is scannedfor where the new line will go. This is done by scanning the source program for the other line indentifiers then comparing it with that of the new line. Figure 4-3 shows the flowchart depicting how the editor goes about placing a new line into memory. What must first be done is to determine if a line with the same number already exists in the source program. If it does it must first be deleted from memory. After that has been determined then the routine finds where the new line goes and puts it there.

Figure $4-4$ is the controller routine flowchart. Its


Figure 4-3


Figure 4-4

task is to get a line of information from the user and determine if it is a command or source data. If it is source data and it fits the proper format then the source program update routine will be implemented. If it is a command then the controller will call the command function selector routine. The function selection process is done by simply matching up the contents in the input buffer to some test patterns to determine which function is to be implemented. This process is shown in Figure 4-5.

DLS has six command functions which can be performed. Two of these commands (COMP and EXEC) will pass control over to either the compiler or the execution modules. Three of the remaining four commands are editor orientated. This entails some sort of source program manipulation. The command NEW will reset the source program memory pointers, erasing any previous source program. The command LIST will print all of the source program which had been entered by the user. The command RESEQ will resequence all the line identifiers of the source program in memory. Starting from zero for the first line and working up in steps of ten. The sixth command $\operatorname{FAN}$ can not be called upon until the compiler module has been implemented. FAN will calculate the fanout (the number of connections per logic line) of the simulated network.

## 4-4 The Controller/Editor Program Listing



```
        OKA A
        JZ AAB
        MVI A,OBH
        CALL DUTCH
        DCF E
        MVI M,2OH
        LICX H
        JMF AAS
AAG: MOV M.A ;LDAG CHAFACTER INTO EUFFER
        INX H
        INF B
        MOV A.E
        GFI SS ; EIJFEF STFING EAN ONINYEE G4
        JNZ AAE ;CHARACTERS IN LEVGTH
AAG; LXI H,EUFFE : STAET TO INTEFFERATE THE STRING
        NOV A,E
        STA LENTH
        MOV A.M
        CFI 'O' TEST TO SEE IF THE LINE STAGTS
        JM AAB
        CFI '9'+1 ;WTTH A DIGIT WHICH MEANS THE
        JM LINE :STFING IS [AATA TQ EE STOREO IN
        CFI 'L' FTHE SOURCE FFOGNAM
        JZ LIST FJUMF TO LIST FUUTTNE
        CPI 'N'
        IZ NEW FUMF TD 'NEW' FOUTINE
        CFI 'F
        IZ FESEQ ;JUMF TO 'FESEQIENCE' FOUTINE
        CFI 'C'
        IZ COMF ;JUMF TO THE COMFILEF FOUTINE
        CFI 'E'
        JZ EXEC ; JUMF TO THE EXECUTION FOUTINE
        CFI 'F'
        JZ FAN {JUMF TO THE FANOUT FOUTINE
AAB: LXI H,AALO :IF NO MATCH EXISTS THEN
AAF; MOU A, FFFINT OUT THE EFFOR MESSAGE
        EFI O
        JZ AAB ;THEN TFY AGAIN
        CALL OUTCH
        INX H
        JIFF AAG
AN10; [IE OLH.OAH, **EFFOR#*,O
;
;
;
;
;
```



```
    ;PUNCIO: :LIST
    ;CruLS : CFLF,OUTCH
    ;INFUTS :NOT:HNO
```






|  | $L X I$ | B, BUFFK | ; LOAL THE FQUF IIGITS FFOM EUFFER |
| :---: | :---: | :---: | :---: |
| ABS: | LDAX | B |  |
|  | CMP | M | $\because$ COMFANE WITH THE ITENTIFIER |
|  | JZ | AO4 | : IN THE SOURCE FROGRAM |
|  | FOF | H |  |
|  | FOP | D |  |
|  | IMF. | AGI |  |
| $A B 4$ | INX. | E |  |
|  | INX | H |  |
|  | LICR | D |  |
|  | JNZ | AGS |  |
|  | POF | id |  |
|  | FQF | [ |  |
|  | $\operatorname{mcx}$ | H |  |
|  | $\operatorname{IICX}$ | H |  |
|  | FUSH | 5 |  |
|  | FOF' | E |  |
|  | FUSH | H |  |
|  | $F O F$ | I |  |
|  | INX | $\square$ |  |
| $A S^{5}$ | LIAAX | II |  |
|  | CFI | OLH |  |
|  | JZ | AGb |  |
|  | INX | $\square$ |  |
|  | MOV | $A \cdot 1$ |  |
|  | CMF | E | : IF THE LINE IS FOUND TO EE |
|  | JNZ | $A G E$ | ; THE LAST LINE IN MEMOFY THEN |
|  | MOV | $A, E$ | FFESET THE NEXT EYTE TO THE |
|  | CMF | C | FEEGINNING OF THIS LINE |
|  | JNZ | $A G 5$ |  |
|  | SHLII | NEXT | - |
|  | RET |  |  |
| AG6: | LIIAX | $I$ |  |
|  | MOV | $M, A$ | ; LINE HAS EEEN FOUND [ESTAOY IT |
|  | INX | [1 |  |
|  | INX | H |  |
|  | MOV | $A \cdot[$ | ; TRANSFEF THE FEST OF THE |
|  | CMP | B | FMEMCRY BLOCK TO CLOSE TIE |
|  | JNZ | $A G O$ | ; AFEA WHEFE THE OLI LINE WAS |
|  | MOV | $A, E$ |  |
|  | CMF | $\square$ |  |
|  | JNZ | AGG |  |
|  | SHLI <br> FET | NEXT | F FELALCULATEI NEXT EYTE ADIFESS |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; $x^{*}$ | $\begin{aligned} & * * * * \\ & ; F \operatorname{lin} C \end{aligned}$ |  |  <br> - TFArNG |

```
;CALLS :NOTHINO
; INFUTS : BUFFR:WORK
: OUTFUTS :NOTHING
;DESCFIFTION :TRANS WILL TFANGFER THE INPUT
; :MATA STRTNG WHICH FESTDES IN
; ;THE TEMFOFY EUFFER.TO THE
; SSOURCE FROGRAM MEMORY
```



```
;
;
;
;
;
THANS: IXI [I,EUFFF:EEGINNINS OF THE EUFFEF
    LHLD WORK ;W:GERE IN MEMOFY IT HTLL GO
    MVI M,ODH
    INX H
    MVI MOOAH ;ATTACH THE LEADEFI CHAFACTEFS
    INX H
    MVI B.b4
AF1: LDAX [I
    MOV M:A :TRANSFER THE EUFFER OVER
    INX H TTO SOURCE MEMORY
    INX II
    ICR B
    JNZ AFI
    EET
;
;
;
;
;
```



```
    FFUNCTION :FIND
    ;CALLS FNOTHING
    FINFLTTS :NEXT:STAFTT:EUFFA゙
    ;OUTFUTS :WISK
    GESCRIFTIGN :FINL FOUTINE SEARCHES THFOURH
    ; :MEMIFFY TO FIND THE ALDRESS
    ; WITHIN THE SOUKCE FFOGFAM
    ; :WHENE THE NEW LINE DF LIATA GOES
```



```
;
;
;
;
FINI: LHLI NEXT , LOAL THE SOUFEE FROGFIAM FAFAMETEFS
    XCHC
    LHLEI STAFT
AHI: MOV A,L :CONOUCT A MEMIRY SEAFCH
```

```
    CMF E
        INZ AHZ
        MOV A.H
        CMP D
        INZ AH2
        XCHG
        SHLI WOFK
    FET
AHZ: MOV A.M
        INX H
        CPI OAH TTO FIND THE BEGINNING OF A LINE
        JNZ AHI
        FUSH I
        FUSH H
        MVI IH.4
        LXI B:BUFFR F COMPAFE THE FOUR DIGIT INDENTIFIEFS
AH3: LHAX B FTO IETEFHINE IF THE LINE IN THE
        CMP M FBUFEER SHOULO DO EEFORE THIS
        IM AHE ;LINE IN NEMOFY
        IZ AH:7
        FOF H
        FOP D
        JMF AHI
AH:4: INX E
        INX H
        IIEF D
        JNZ AH3 ;NOT THIS LINE MOUE ON TO
AH5: FOP H FNEXT LINE
        IICX H
        LCX H
        FOF II
        SHLD WORK FFOUND WHERE IT SHOULD GO
        FEET
;
; .
;
;
;
```



```
    ;FUNCTIDN :OFEN
    ;CALLS :NOTHING
    ; INFUTS ;NEXT.WOFK
    ; OUTFUTS :NEXT
    ; OESCRIFTION :OFEN IS THE FOUTINE WHICH
    ; :OFENS A GS EYTE STFING IN
    ; :THE SOUFCE FGOGRAM TO MAKE
    ; %FOOM FOR THE INDEFITION
    ; :OF THE NEW LINE OF [IATA
```



```
;
#
```

```
;
;
;
OPEN: LHLO NEXT ;GET THE LAST EYTE OF DATA
    XCHO WORK FTHIS IS WHERE THE DATA INCERTION
    FUSH H FHLL TAKE FLACE
    POF B
    ICX E
    LXI H.6G
    IADI D
    SHLD NEXT FMQVE THE LAST BYTE OF IIATA
AII: MOV A,D ;SG EYTES LOWER
    CMP B
    INZ AIZ
    MOV A:E
    CMP C
    RZ
AI2: LDAX D FMOUE THE ELOCK OF EATA FFOM
    MOV M,A &THE FOINT WHERE THE INEEFTED
    ICX II FLINE WILL GO TO THE LAST
    IICX H FLINE, IOWN TO THE NEW NEXT LOCATION
    JMF AIL
;
;
;
;
;
;
```



```
    :FUNCTION :FAN
    ;CALLS :CFLF,QUTCH,FREYT
    ; INFUTS ;SYMES.SIMTE,SIMTS.WCFK
    ; OUTFLITS ; WOFK
    : LESCRIFTION :FAN SEARCHES THFOUGH THE
    ; SYMBOL TAELE TO FINL EACH
    ; :SYMBOL AND COUNT HOWMANY
    ; *TMES THAT SYMEOL IS USEO
    ; IIN THE NETWORK FOR COMPUTING
    ; :THE FANOUT OF EACH LOGIC LEVEL
```



```
;
;
;
;
;
FAN: CALL EFLF
    CALL CFLF
    LHLI SYMES ; START OF SYHEOL TABILE
ATO: MVI [i,5
A.I: MOV A.M ;BET A SYMEOL
```

```
\begin{tabular}{|c|c|c|}
\hline CPI & '日' & ; ENT OF SYMEOL TABLE INOTCATOR \\
\hline JZ & AAB & \\
\hline CPI & \(\bigcirc\) & \\
\hline INZ & \$+5 & \\
\hline MVI & A. 2014 & \\
\hline CALL & OUTCH & PPRINT THE SYMEOL \\
\hline INX & H & \\
\hline IICR & D & \\
\hline UNZ & AJI & \\
\hline MVI & A:':' & \\
\hline CALL & OUTCH & \\
\hline MOV & \(\mathrm{C}, \mathrm{M}\) & \\
\hline INX & H & \\
\hline Mov & \(\mathrm{B} \cdot \mathrm{M}\) & \\
\hline INX & H & \\
\hline FUSH & H & \\
\hline MVI & A. O & ; STORE THE ALIDRESS OF THE SYMEDL \\
\hline STA & WORK & FFFOM T1 TABIE IN THE WORK REGISTER \\
\hline LHLD & SIMTE & \\
\hline \(\times \mathrm{CHG}\) & & \\
\hline LHLO & SIMTS & ; LoAI Simulation table \\
\hline MOV & A.H & \\
\hline CMF & \([1\) & F SYMBOL TAELE SEAFICH \\
\hline JNZ & AJB & \\
\hline MOV & A. L & \\
\hline CHP & E & \\
\hline JNZ & AJ3 & \\
\hline FOP & it & \\
\hline LIA & WORE & ; SEAFCH IONE FRINT THE FESULTS \\
\hline CALL & FRBYT & : OF HOW MANY TIMES THAT \\
\hline CALL & CRLF & : SYMEOL IS USEI \\
\hline INX & H & \\
\hline INX & H & \\
\hline IMP & AJO & ; MOVE ON TO NEXT SYMMOL \\
\hline MOV & A,M & \\
\hline INX & H & \\
\hline CAF & C & \\
\hline \(J Z\) & AJ \({ }_{4}\) & : MAKE THE ALDRESS COMFARISON \\
\hline INX & H & \\
\hline JHP & AJ2 & \\
\hline MOV & \(A \cdot M\) & \\
\hline INX & H & \\
\hline CMF & E & \\
\hline INZ & AJ2 & \\
\hline LIAA & WOFK & \\
\hline ALII & 1 & : EACH TIME A MATCH EXISTS \\
\hline IIAA & & : ALIL ONE TO ITS FANOUT COURS: \\
\hline STA & WORK & \\
\hline JMF & AJ2 & \\
\hline
\end{tabular}
```


### 4.5 The DLS Compiler

The routines which form the compiler portion of the simulator are the heart of DLS. The compiler module can be broken down into six sub-modules and it is the task of these sub-modules to create the various tables which drive the simulator.

Once the source program has been entered into memory via the controler/editor, the user issues the proper command word (COMP) which initates the execution of the compiler. The DLS compiler is unlike the standard meaning of a compiler, where the source program is broken down into another form of a program which is more easly understood by the computer. The DLS compiler does not work this way. It makes several passes over the source program extracting different pieces of information as it goes along.

Memory is partitioned off by the compiler for the formation of the tables where the extracted information will reside. For example the compiler has to know how many symbols the source program uses. This determines the size of the tables T 1 and T 2 . The compiler must also know how many of each logic gate from the gate library are being called upon. This determines the size of the simulation update sequence tables and so on.

In the style of modular programming the compiler routine is simply a controller. Figure 4-6 is the flow-

> Compiler Function Routine


Figure 4-6
chart of the compiler routine. It performs the duty of directing the flow of the program through several routines. The six routines called upon are: SUM,PRNT,SYMB,PACK,IO, SEPUP. Each of these sub-modules may have several sub-sub-modules which will be called upon.

The SUM routine is assigned the task of determining how many of each type of logic gate are going to be used in the simulation. Figure $4-7$ is the flow chart for this routine. There are ten types of logic gates which can be implemented by DIS. The SUM routine sets up the table which will keep track of the gate count. The routine will terminate when the end control word is encountered.

The PRNT routine does not extract any information from the source program but rather aids in error detection. PRNT prints out the source program listing along with the gate count table. The user can readily determine if all the logic gates were accounted for in the compiling. Figure 4-8 shows the flowchart for this routine.

The SYMB routine performs a major task. It scans through the source program picking out all the different symbols being used. The routine must be able to distinguish between a symbol and some other type of information. Figure 4-9 has the flowchart of this routine. To determine what is what the routine first looks for a line containing a control word. Once this has been determined and the proper lines found, SYMB will proceed with its function.


Figure 4-7


Prnt Punction Routine

Pigure 4-8


Figure 4-9


Figure 4-9

As each symbol is encountered it is run through a test to see if it already exists in the symbol table. If it is in the table the routine will move on to the next symbol. If not then this new symbol will be loaded into the table along with room for the two simulation table addresses to be assigned later. These addresses will be found once tables $T 1$ and $T 2$ are formed.

Once all the symbols have been found the next two tables can be formed. This is done by the SEIUP routine, Figure 4-10. A count of the number of symbols used was kept by the last routine. The size of the two tables depends upon the number of symbols. After the beginning and end addresses of $T 1$ and $T 2$ are determined SETUP will go back and assign each symbol in the symbol table addresses to T 1 and T 2 .

Now that each symbol has a place in both simulation tables and both tables have been formed, what is left is to make an update sequence. This is accomplished by the PACK routine. What this routine does is to search through the source program looking for logic gates. Each gate definition contains information related to the number of inputs. PACK then looks for the input symbols and the output symbol and gets their addresses from tables T1 and T2. It then assigns these addresses to the update sequence table. A two input gate has two locations in T1 and its output located in 92 . For a four input type gate

Setup Function Routine


The size of T1\&T2 $=2+$ (Hofsymbols) locations

Pack Function
Routine (Part 1)


Figure 4-11


Figure 4-11


Io Function Routine (Part 2)


Figure 4-12
four of its locations are in $T 1$ and its output is in T2. Figure 4-11 shows the flowchart for this routine.

The final sub-module of the compiler is the IO routine. It has the task of determining which variables are primary inputs and which are monitored outputs. Figure 4-12 shows this routine. This task is done by scanning through the source program looking for either INPUT or PRINT command words. When one of these is encountered each symbol which follows, along with its address of where in T1 it is located is stored in either table $\operatorname{INP}($ input $)$ or $\operatorname{OUTP}$ (output) depending on which command word was encountered. Once all the inputs and outputs have been stored away the compiling is complete. Control will now be passes back to the controller/editor where errors can be corrected or execution of the compiled program can take place.
4.6: The Compiler Program Listing


```
    :FUNCTION :COMF.
    :CALLS :SUN,FRNT,SYMB,SETUF,PACK,IO
    ; INPIJTS :NOTHING
    :OUTPUTS :NOTHINE
    ; IESCRIFTION :COMP IS THE COMPILER ROUTINE
    ; af [LSS.THE FlNGTION OF COMP
    ; IS TO IIFECT THE IMFLIMENT-
    ; :ATION OF THE CONFILEF, THEFIE
    :ARE SIX STAGES IN THIS COMPILER
    * ANI COMF ACTS AS THE cONTFDLLER
    : IT CALLS UFON THE NECESSARY
    : ROUTINES TO BREAKDOHN THE
    : SOURCE FROGRAM.
```



```
;
;
;
;
;
COMF: CALL SUM ;GET THE [ATE TYFE COUNT
    CALL FGNT ;FRINT NETWORK PLUS GATE COINT
    CALL SYME ;ASSIGN LOCATIONS TO SYMEOLS
    call setup ;GETUF SImulatidn tables
    CALL FACK ;FUT THE INFDEMATION IN TABLES
    CALL IO ;SETLF FRIMARY INPUT & OUTFUT
    IMF AAB ;CO EACK
;
;
;
;
;
```



```
    ;FUNCTION :SUM
    ;CALLS :FNNIP;FNLICH:FNLIS
    ;INFUTS :GTART,WORK
    ; OUTFUTS ;WORK
    ; DESCRIFTION :SLM HAS THE TASK OF DETEFM-
    ; :INING HOW MANY OF THE FOSSIELE
    ; ;ELEVEN TYFES OF GATES AINE IN
    ; :THE NETWORK.CEFTAIN CHAFNCTEFS
    ; :ARE USED TO KEYOFF THE KIJUTINE.
    ; ;FNLF-FINLS lECIMAL FOINTS;
    ; :FNDCH- FINDS AN ALPHAEETIC
    ; :CHARACTEF.
```



```
;
;
;
;
```

| Sum: | MYI | A. 11 | ; CIJUNT OF GATE TYPES |
| :---: | :---: | :---: | :---: |
|  | STA | Wank |  |
|  | LXi | H.NAZ | ; GATE CDUNT TAELE |
| EAO: | HI | $\mathrm{M} \cdot \mathrm{O}$ | ; INILIZATION UF TAELE |
|  | Inx | H |  |
|  | DCR | A |  |
|  | JNZ | BAO |  |
|  | $L \times I$ | E. NA? | ; GATE TYFES ARE IETEFMINED BY |
|  | LXI | D. BAS | ; A STRING COMPARISON TO THE |
| BA: | LHLI | STAFT | ; SOUFCE FROGFAM |
| BA2: | CALL | FNDP | : LOOK EDR DECIMAL POINT |
|  | INC | BA4 | ; THE CONTFOL WORT |
|  | CALL | ENEMCH | : IET FIFST CHARACTER |
|  | FUSH | D |  |
|  | LDAX | D |  |
|  | CHE | M | : COMFAFE TO TEST STFING |
|  | INZ | BA3 | ; NUT EOUND CONTINUE SEAN |
|  | INX | H |  |
|  | INX | D | ; NEXT CHARAETER |
|  | LDAX | D |  |
|  | EME | M | ; CDMFARE NEXT CHARAETER |
|  | INZ | EA3 | ; IF NO MATCH TFY AGAIN |
|  | CALL | FNIS | ; STILL GOOL FIND SLACH |
|  | INX | $\square$ |  |
|  | LITAX | $\square$ |  |
|  | Lme | M | ; COMFAFE \# OF INFUTS |
|  | JNZ | EA3 | ; NOT THE SAME KEEP LOIKYHIS |
|  | CALL | FNEF | : FIND ENIT OF CONTROL WDEE |
|  | FIF | 0 |  |
|  | LIAAX | E | : GATE COUNT |
|  | INR | A | ; INEFEMENT COUNT |
|  | STAX | B | ; SAVE THE NEW COUHUT |
|  | JMF | BA2 | ; LOOK FOR ANOTHER ONE |
| EAS 3 | FOF | [1 |  |
|  | CALL | FNDP | : NO GOOL LOOK FOR NEXT ONE |
|  | JMF | EA2 |  |
| BAC: | INX | D | ANEXT TYFE OF GATE |
|  | INX | D |  |
|  | INX | $\square$ |  |
|  | INX | E |  |
|  | LIA | WOFK | ; CATE COUNT |
|  | IICR | A | ; ONE LESS GATE TO LOOK FOF |
|  | STA | WOFK |  |
|  | CFI | 0 |  |
|  | JNZ | BA1 | ; ARE ALL GATES IONE |
|  | FET |  |  |
| B, $5:$ | $\underline{18}$ | 'NA2' | ; STEING COPIFAESON DATA |
|  | IR | ' NATAN | N4OF:2OFT' |
|  | [E] | ' NOEND | X2EX4JKF' |
| ; |  |  |  |
| ; |  |  |  |

```
;
;
;
```



```
    FUNCTION FFFNT
    :CALLS :CFLF:OUTCH:PREYT
    * NPUTS :STAFT.NEXT
    : OUTFUTS FNOTHING
    :HESCFIFTION *FRNT IOES TWD THINGS
    :FIRST FOR DOLUMENTATIDN
    * IT WILL FRINT THE NETWOFN
    * FROGRAM, THEN IT WILL FRINT
    - THE GATE COUNT , THIS WILL
    -HELP TO COAFERM THAT THE
    * FROFER NETWOFK HAS EEEN
    - COMFILED
```



```
;
;
;
;
FFNT: MVI E.5
EBI: CALL CRLF ;CLEAR SCREEN
    IICR B
    JNZ EBI
    LXI H:AA2 ;PRINT ILS TITLES
EB2: MOV A.M
        INX H
        CFI O
        JZ BES
        CALL OUTCH
        JMP BEQ
BB3: MVI E.5
EG4: CALL ERLF
        EICR B
        INZ EEA
        LHLD NEXT ;LOAD IN SOURCE FROGRAM
        XCHG
        LHLD START ;FAEAMETEFS
BES: MOV A,L
    CMP E TRUN A TEST TO DETEEMINE WHEN
    INZ EBS FTHE SUUFGE IIATA ELOCK HAS EEEN
    MOV A.H FFRINTED OUT
    CMF II
    J2 BE7
EEb: MOV A,M
    INX iH
    CALL OUTCH
    CQY OAH
    Giz EOS
```




| ; |  |  | - IN WORK AND SET THE CAREY |
| :---: | :---: | :---: | :---: |
| \% |  |  | :FLAG. IF NO MATCH THEN THE |
| \% |  |  | * CARRY FLAG WILL EE RESET |
|  |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| \% |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| SYEX: | FUSH | H |  |
|  | POP | B |  |
|  | LHLI! | SYMBE | ; ENI OF SYMEOL TAELE |
|  | XCHG |  |  |
|  | LHLD | SYMES | FBEGINNING OF SYMEOL TABLE |
| BD1: | MOV | A, L |  |
|  | CMP | E |  |
|  | JNZ | EL2 | ; TEST TU SEE IF THE WHOLE |
|  | MOV | A.H | ; TABLE HAS EEEN SCANET |
|  | EMP | D |  |
|  | JNZ | ED2 |  |
|  | FUSH | B |  |
|  | FOF | H |  |
|  | STC |  |  |
|  | CMC |  | ; NO FIND FESET CAFRY FLAG |
|  | FET |  |  |
| Er2\% | FUSH | D |  |
|  | FUSH | B |  |
|  | FUSH | H |  |
|  | MVI | 0.5 | : SYMEOLS ARE 5 CHARACTERS LONG |
| $\mathrm{ErO}=$ | Mov | A, M | ; GET THE FIFST CHARACTEF |
|  | CFI | 0 | : TEST TO SEE IF SYMBDL IS LESS |
|  | $J Z$ | E[17 | ; THEN 5 CHARACTERS |
|  | LDAX | 8 |  |
|  | CMP | $M$ | ; COMFARE TO SYMROL IN TABLE |
|  | INX | B |  |
|  | INX | H |  |
|  | JNZ | BLB | \& NO SYMBOL MATCH GET |
|  | ICF: | $\square$ | ; NEXT SYMEOL FFOM TAELE |
|  | JNZ | 803 |  |
| ESiat | FOF | $\square$ | ; F FoSSiele match 50 FAF |
|  | FOP | D |  |
|  | FOF | D |  |
|  | PUSH | B |  |
|  | MOV | A, M | ; ALL CHAFACTERS MUST MATCH |
|  | CPI | 0 |  |
|  | JNZ | \$+7 |  |
|  | THX | H |  |
|  | IS\% | BLat 4 |  |
|  | 区: | WORK | ; SPORE ALORESS DF SYMEUL |
|  | $P^{-}$ | H |  |
| 805: | $\cdots$ | $\mathrm{A}, \mathrm{M}$ |  |




|  | INX | H |  |
| :---: | :---: | :---: | :---: |
|  | INX | H |  |
|  | PUSH | H |  |
|  | DAD | - |  |
|  | SHLD | TiE | ; The end of ti table |
|  | INX | H |  |
|  | SHLD | T25 | ; Start of t2 table |
|  | FOP | D |  |
|  | DAD | $\square$ |  |
|  | SHLD | T2E | ; THE END OF T2 TABLE |
|  | LHLD | T15 | ; START TO ASSIGN EACH |
|  | PUSH | H | SYMBOL AN ADORESS IN T1 \& TZ |
|  | pop | B |  |
|  | LHLI | T2S |  |
|  | XCHG |  |  |
|  | MVI | $\mathrm{H}+2$ |  |
| BF 1: | INX | E | FTHE FIFST TWO EYTES OF TI |
|  | INX | D | ; AND T2 ARE FOR CONSTANTS |
|  | DCF | H |  |
|  | JNZ | BFI |  |
|  | LHLD | SYMES | ; START OF SYMEOL TABLE |
| BF2: | FUSH | D |  |
|  | xChG |  |  |
|  | LHLD | SYMEE |  |
|  | MOV | A, E |  |
|  | CMF | $L$ |  |
|  | JNZ | BF3 |  |
|  | Mov | $A=D$ |  |
|  | CMF | H |  |
|  | JNZ | EF3 |  |
|  | FOF | $\square$ |  |
|  | JMF | BF 4 |  |
| BF3: | XCHG |  | FFIND A SYMEOL ANI |
|  | LXI | [1, 5 | ; SKIF OVER THE SYMEOL TO |
|  | IAAE | [1] | , GET TO WHEFE THE ADMFESS dATA |
|  | FOP | 0 | ; SHOULD GO |
|  | MOV | M, C | FB.Cく- CONTAINS TI ADDRESS |
|  | INX | H |  |
|  | mov | $\mathrm{M}, \mathrm{B}$ |  |
|  | INX | B |  |
|  | INX | H |  |
|  | Mov | $\mathrm{M}, \mathrm{E}$ | ; L, ES-- CONTAINS T2 ADDEESS |
|  | 3NX | H |  |
|  | Moy | $M+\mathrm{D}$ |  |
|  | INX | [ |  |
|  | INX | H |  |
|  | JMP | EF 2 | ¢GET NEXT SYMESOL. |
| BF4: | LHLD | TIE | ; INILIzE AIL CONTENTS TO $\times$ logid |
|  | FUSH | H |  |
|  | FOP | B |  |
|  | LHLD | T15 |  |


| Br5: | Mov | A:L |  |
| :---: | :---: | :---: | :---: |
|  | Cup | C |  |
|  | JNZ | EFb |  |
|  | MOV | $\mathrm{A} \cdot \mathrm{H}$ |  |
|  | cmp | B |  |
|  | Rz |  |  |
| BF6: | Mys | A. ' ${ }^{\prime}$ ' |  |
|  | Mov | M, A | : MOVE IT TO Tl table |
|  | INX | H |  |
|  | JMF | BF5 |  |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
|  |  |  |  |
|  | ;FUNCTION |  | : FACK |
|  | ; CALLS |  | : FNDP, FNDCH, SYEX |
|  | ; Inputs |  | : SIMTE, START, WORK, TIS, T2E |
|  | : DUTFUTS |  | : SIMTS.SIMTE |
|  | ; DESCRIFTION |  | ¢FACK ROUTINE SCANS THRDUTH |
|  |  |  | - THE SOURCE FFOGSAM LOUGING |
|  | ; |  | :FOR ALL THE GATES THEN LIOADS |
|  | , |  | - the simulation ufdate seruence |
|  | ; |  | : TAELE WITH THE FROPLR TI AND |
|  | ; |  | - T2 ADDFESSES. THE UFDATE |
|  | ; |  | : SERUENCE TABLE PERFORMS THE |
|  |  |  | - ACTUAL NETWORK SImulation. |
|  |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; ${ }^{\text {PACK }}$ ( ${ }^{\text {a }}$ |  |  |  |
| PACK: | LHLD | T2F | ; END OF TAELE T2 |
|  | INX | H |  |
|  | SHLD | Simts | ; Farameters of ufuate sequence |
|  | SHLI | SIMTE | ; Simulation table |
|  | LXI | B, EGIS | ; COMPARISON STRING |
|  | LHLE | STAFT | : SOURCE FRGGGFAM |
|  | MVI | A, 2 | ; FIFST SCAN FOR ALL TWO |
|  | STA | WORK+2 | ; INFUT TYFE GATES |
|  | FUSH | E |  |
| B61: | CALL | FNDF | ; GET KEY CHAEACTEF |
|  | JNC | BG5 |  |
|  | CALL | FNDCH | ; GET A CHAFACTEF AND COMFARE |
| B62: | LDAX | B | ; IT TO THE TEST PATTESN STRINS |
|  | CPI | '?' | ; KEY TO SWITCH TO 4 INFUT TYFES |
|  | JZ | BG4 |  |
|  | CPI | * ${ }^{*}$ | ; END OF TEST FATTEFNS |
|  | JZ | EG5 |  |


|  | CPI | ',' | - TEST END OF ALFHABETIC STRING |
| :---: | :---: | :---: | :---: |
|  | JZ | BGB |  |
|  | CPI | '!' | ; COMPARE * OF INPUTS NOW |
|  | JZ | 863 |  |
|  | Cmp | M | ; COMPARE STRING TO NEMORY |
|  | $J Z$ | BG7 | ; SO LETS GO |
|  | POP | B | ; TESTS FAILEG TRY Next gate type |
|  | PUS4 | $B$ |  |
|  | CALL | FNDP |  |
|  | UMP | EG1 |  |
| B63: | call | Fnds | ; GET SOURCE GATE DF Infuts |
|  | INX | B |  |
|  | JMP | EG2 | ; GO EACK FOR COMFAFISON |
| BG4; | FQP | B |  |
|  | INX | E |  |
|  | FUSH | B |  |
|  | MVI | A, 4 | \% SWITCH TO A INFUT GATE TYPES |
|  | STA | WORK+2 |  |
|  | JMF | BG2 | - FESTART SCAN |
| BGS: | LHLD | START |  |
|  | FOF | B |  |
| EGG: | LDAX | B |  |
|  | INX | E |  |
|  | CPI | * ${ }^{\prime}$ | ; ALL DONE RETURN |
|  | RZ |  |  |
|  | CPI | ',' | - NEXT GATE TYPE INDICATOR |
|  | JNZ | EG6 |  |
|  | FUSH | B |  |
|  | JMF | EGI |  |
| 867: | INX | 8 | : OnCe the gate is found to |
|  | INX | H | : MATCH THEN THE INFUT AND |
|  | JMP | BG2 | ; DUTFUT ADDRESSES FROM T1 ANL T2 |
| BCB | LIA | WOFK+2 | - ARE loadeg into the ufidate |
|  | MOV | B. A | ; SEquence table |
|  | CALL | FNDP |  |
| B69: | MOV | A, M |  |
|  | CPI | '1' | ; A LOGIC ONE CONSTANT |
|  | $J Z$ | EG14 |  |
|  | CFI | '0' | : A LOGIC ZERO CONSTANT |
|  | $J Z$ | EG13 |  |
|  | CPI | ' ${ }^{\prime}$ ' |  |
|  | Jm | BG10-4 |  |
|  | CPI | ${ }^{\prime} z^{\prime}+1$ |  |
|  | Jn | BG10 | ; SYMEOLS ARE FOUND AND THERE |
|  | INX | H | ; ALMRESSES AFE FUT INTO THE TAELE |
|  | JMP | EG9 |  |
| BG10: | FUSH | B |  |
|  | CALl | syex | :GET THE SYMEOL ADGRESS |
|  | XCHE |  |  |
|  | LHLD | WORE |  |
|  | XCHE |  |  |


|  | POP | B |  |
| :---: | :---: | :---: | :---: |
|  | MOV | $A, B$ |  |
|  | CPI | $\bigcirc$ | ; TEST TO SEE IF ALL SYMBOLS |
|  | JI | EG12 | ; FOR THAT GATE WERE DONE |
| BG11: | PUSH | H |  |
|  | DCR | E |  |
|  | LHED | SImTE | ; LOAD END Of TABLE |
|  | LUAX | D | ; MOVE THE NEW SEQUENCE |
|  | Mov | M, A | ; Into the table |
|  | INX | [: |  |
|  | INX | H |  |
|  | LDAX | [ |  |
|  | MOV | M, A |  |
|  | INX | H |  |
|  | SHLD | SImte | ; NEW END OF TABLE |
|  | FOP | H |  |
|  | Mov | $A, B$ |  |
|  | CFI | OFFH |  |
|  | JNZ | EG9 |  |
|  | FOF | B |  |
|  | FUSH | B |  |
|  | MOV | A, M |  |
|  | INX | H |  |
|  | CFI | ODH | ; SCAN FOR ENLI OF LINE |
|  | $J Z$ | EG1 |  |
|  | CPI | '0' | ; SCAN FOR INITIAL CONDITIONS |
|  | JZ | \$ +8 |  |
|  | CFI | '1' |  |
|  | JNZ | \$-14 |  |
|  | FUSH | H |  |
|  | PUSH | D |  |
|  | LHLEI | WORE | FADMRESSES OF WHEFE INITIAL |
|  | Mov | E, M | ; CONDITIONS GO |
|  | INX | H |  |
|  | MOU | D, M |  |
|  | STAX | D |  |
|  | FOP | D |  |
|  | FOF | H |  |
|  | JMP | EG1 |  |
| EG12: | INX | $\square$ |  |
|  | INX | [ |  |
|  | JMF | EGII |  |
| E613: | LXI | D.T」S | ; ADDEESS OF LOGIC ZERD |
|  | INX | H |  |
|  | JMP | EG11 |  |
| EG14: | PUSH | H |  |
|  | LHLD | T1S |  |
|  | INX | H | ; AmDRESS OF LOGIC ONE |
|  | SHLI | WORK |  |
|  | LXI | I, WOFE |  |
|  | pop | H |  |



|  | CPI | '2' +1 |  |
| :---: | :---: | :---: | :---: |
|  | jp | BH3 |  |
|  | DCX | H |  |
|  | PUSH | $\square$ |  |
|  | CALl | SYEX | ; GET THE ADORESS OF SYMBDL |
|  | POF | $\square$ |  |
|  | PUS4 | H |  |
|  | LHLO | WORK |  |
|  | MVI | B. 5 |  |
| BHA: | ncx | H |  |
|  | DCR | B |  |
|  | JNZ | BH4 |  |
|  | MVI | B, 7 |  |
| EH5: | MOV | A, H | F MOVE ALDFESS into inf table |
|  | CPI | 0 |  |
|  | JNZ | \$+5 |  |
|  | MUI | A 2 OH |  |
|  | STAX | [1 |  |
|  | INX | H |  |
|  | INX | [ |  |
|  | ICR | B |  |
|  | JNZ | EHS |  |
|  | FOF | H |  |
|  | JMF | EH3 | ; MOVE ON TO NEXT SYMEDL. |
| EHS: | XCHO |  |  |
|  | MUI | M ${ }^{\prime}{ }^{\prime}$ | ; indicates end of inf table |
|  | INX | H |  |
|  | SHLEI | OUTF | ; BEGINNINC OF OUTFT TAELE |
|  | XCHC |  |  |
|  | LHLE | START |  |
| EH7: | CALL | FNDF | :Staft olitfut sidan |
|  | JNC | EH12 |  |
|  | CALL | FNECH |  |
|  | MOV | A, M |  |
|  | CFI | 'P' | , LOOK FOR ,FRINT. |
|  | JZ | EH8 |  |
|  | CALL | FNOP |  |
|  | JMF' | EH7 |  |
| BHB; | CALL | FNOP |  |
| Eirl9: | MOV | A, M | FFOUNL, NOW TO THE SYMBOLS |
|  | INX | H |  |
|  | CFI | OLIH |  |
|  | JZ | $\mathrm{BH} / 7$ |  |
|  | CPI | ' $A^{\prime}$ |  |
|  | JM | BH9 |  |
|  | CFI | ' $z^{\prime}+1$ |  |
|  | JF | BH9 |  |
|  | LCX | H |  |
|  | FUGH | $\square$ |  |
|  | CALL | SYEX | SGET THE ALORESS FOR THE SYMEOI |
|  |  |  |  |



### 4.7 The DIS Executer

The executer module has the function of performing the actual simulation of the digital logic circuit. It takes the data which the compiler creates and interprets it to form a simulation of the users network. Aside from the source program other information is required by DLS to carry out the simulation.

When the user issues the execute command (EXEC) the first piece of information which is required is the number of update cycles per clock cycle. This is for race condition testing. For example if the user informs DLS that there will be seven update time units per clock cycle and during the simulation it takes the network eight time units for it to reach a stable state, a race condition would exist. The second piece of information is the number of test input patterns. The simulated network has a certain number of primary inputs. The user must tell DLS how many test patterns should be put through the simulated circuit. The third piece of information concerns the mode settings during simulation. The first choice is between the normal and trace modes. The normal mode will print the logic values of the monitored outputs after each clock cycle. In the trace mode a printing will be made after every update cycle. This aids in viewing certain hazard conditions. The second mode choice is between two value
simulation and three value simulation. In the two value simulation only the logic '0' and logic ' ${ }^{\prime \prime}$ ' are used. In the three value simulation the logic ' $X$ ' is used in the update cycle where each gate when changing uses it as the transition logic value. This helps in detecting certain possible hazard conditions.

The last thing which the executer requests is the test input patterns. Each primary symbol is printed and then the user types in the test pattern for that symbol. This is done for each primary input until the whole test pattern string has been loaded.

The actual executer module is comprised of twenty one separate routines. For simplicity these routines are described by four flowcharts. Figure 4-13 is the EXEC routine flowchart. This encompasses the controlling part of the executer. It has the job of calling the proper routines to first get the needed information from the user and then controlling the simulation process.

The EXEC routine calls upon the UPDAT (Figure 4-14) routine to perform the operation of logic simulation. This is done by manipulation of the data in the two simulation tables, T 1 and $\mathrm{T} 2, \mathrm{UPDAT}$ passes the proper data from T1 to each gate simulation routine, which performs its operation then puts the returning data into T2. This makes up the update cycle, which is done until a stable state is reached. The other thing UPDAT does is when a hazard

> Exec Punction Routine


Updat Function
Routine
(Part 1)


Figure 4-14

> Updat Function
> Routine
> $($ Part 2$)$


Figure 4-14


Figure 4-15

Gate Simulation
Routine
(Part 2)


Figure 4-15

Outp Function Routine

Figure 4-16
condition has been detected it informs the user what type of hazard had arisen during the simulation.

There are ten types of logic gates which DLS has in its gate library, each of these gates has its owm routine. Pigure 4-15 is the general flowchart for a logic gate module. The data which comes from $\mathbb{T 1}$ into the gate routine is first converted into a different format for operation in the routine. After the logic operation is performed $x$-pass analysis is done, only if $x$-pass mode of operation was chosen. X-pass only operates when three value simulation is in operation.

The last flowchart (Figure 4-16) is the OUTPP routine. After all updating is done for each time cycle the monitored output variables will be printed. If the trace mode was used then OUTPN would be called upon after every update cycle.
4.8 The Executer Program Listing

| ;FUNCTION :EXEC |  |  |  |
| :---: | :---: | :---: | :---: |
| :CALLS :CRLF, OUTCH, EETEM, TRACE, GETCH |  |  |  |
| ; |  |  | : TITL, UFGAT, OUTPT |
| : INPUTS |  |  | : T1S. T2G, INP, INST, TEST, PLACE |
|  | ; outputs |  | : DELAY, TEST, PLACE, WORK |
|  | - DESERIPTION |  | : THE EXEC ROUTINE IS THE |
|  | ; |  | : CONTROLLING SUB-MODULE OF THE |
|  | ; |  | - EXECUTER. EXEC GETS THE |
|  | ; |  | : INFORMATION ON THE MOLES lif |
|  | ; |  | - OFERATION ANI THE TEST INFUT DATA |
|  | ; |  | : AND FRODUEES SIMULATED NETWOFKS. |
|  | ; |  | : THE TWO ImPORTANT SUE-SUE-mDOULES |
|  | ; |  | - Whide exec cialls uFon 'UpDAT' and |
|  | ; |  | : jurp'. the frret makes dne update |
|  | ; |  | ¢PASS THFIOUCH THE NETWORK ANL THE |
|  |  |  |  |
|  |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| , |  |  |  |
| EXEC: | LXI | H.CA2 | ; FFint the messace tu find the |
|  | call | CRLF | - NGMEEG OF Clock ufdare cyles |
|  | call | CRLF | ; FER UNIT UF TIME |
|  | FUSH | H |  |
|  | LHLE | T15 | : LOAII THE ADMRESSES OF TIS AND |
|  | XCHC |  | ; TS2 |
|  | LHLII | T25 |  |
|  | MVI | A, ${ }^{\prime}$ | ; STORE TWO CONSTANTS : LOGIC '0' |
|  | STAX | $\square$ |  |
|  | MOV | M, A |  |
|  | INF: | A | ;ANIL LOGIC ' 1 ' IN THE FIFST |
|  | INX | $\square$ | ; TwO LOCATIONS IN Ti and re |
|  | INX | H |  |
|  | STAX | D |  |
|  | Miov | M, A |  |
|  | FOF | H |  |
| CA1: | MOV | A, M | ; INIATE FRINTING |
|  | INX | H |  |
|  | CPI | '?' |  |
|  | JZ | CA3 |  |
|  | CALL | OUTCH |  |
|  | JMP | CA1 |  |
| CAZ: | DE | '\# OF | ME UNITS FER FULSE=?' |
| CAB: | MVI | E, 0 |  |
| CAd: | CALI | GETDM | \% GET A DECIMAL Numberi ffom |
|  | Mov | $A, B$ | ; USER indicatimg the a df units fer |
|  | STA | delay | ; fulse for melay aralysids |
|  | MVI | B,O |  |


| CAS: | LXI | H.CAG | - LOAD Next message |
| :---: | :---: | :---: | :---: |
|  | call | CRLF |  |
|  | MOV | A, M |  |
|  | INX | H |  |
|  | CPI | '?' |  |
|  | JZ | CA7 |  |
|  | Call | OUTCH | : GET THE NUMBEF OF TEST INFUTS |
|  | IMP | Cas | ; FROM THE USER |
| CAb: | DS | '\# OF | TEST INFUTS $=$ ? |
| CA7: | CALL | GETDM | ; GET THE DECIMAL NUMEER |
|  | MOV | $A, B$ |  |
|  | STA | TEST | ; SAVE FOR later lise |
|  | CALl | Crilf |  |
|  | call | TRACE | ; Find dut if tance mode is wanted |
|  | CALl | CRIF |  |
|  | Call | CRLF |  |
|  | CALl | CRLF |  |
|  | LHLLI | INP | FADLRESS OF INPUT TEST STRING |
|  | XCHG |  |  |
|  | LHLD | INST | - A tempory table consists df alal |
| CAB: | MVI | C. 5 | ; THE TEST INFUT FATTEFNS |
|  | LDA | TEST | ;SIzE DF THE TAEME |
|  | MOV | $B, A$ |  |
| CAD: | LDAX | $\square$ |  |
|  | CPI | *' | ;FIND IF ALL THE TEST INFUT |
|  | UZ | CA11 | ; data has beEn infuted |
|  | CFI | 0 |  |
|  | JNZ | t+5 |  |
|  | MVI | $\mathrm{A} \cdot 2 \mathrm{OH}$ |  |
|  | CALL | OUTCH | ;FRINT THE TEST INPUT SYMBOL |
|  | INX | D |  |
|  | LICR | C |  |
|  | JNZ | CAS | ; Symelols are all 5 chafactefs long |
|  | INX | D |  |
|  | INX | $\square$ |  |
|  | MVI | A, ', | - FOLLOWED BY A FROMFT |
|  | CALL | OUTCH |  |
| CA10: | call | CETCH | : USER ENTERS TEST INFUT VALUES |
|  | MOV | M.A | \% SAVE IN INFUT STRING TABLE |
|  | INX | H |  |
|  | DCF: | E | ; KEEF TRACK ON COUNT |
|  | JNZ | CALO |  |
|  | CALL. | CRLF | ; ALL DONE FOR ThAT INFUT |
|  | JMF | CAS | ; move in to next infut |
| CA11: | CALL | TITL | ;FFint the title of monotoferi symegl. |
|  | MVI | A, 0 |  |
|  | STA | FLACE | GHEEF TFACK OF \# OF UFTATES |
|  | STA | WOFK+2 |  |
| CA12: | CALI | UPGAT | ; MARE ONE UFTATE SEqUENCE FASS |
|  | call | ounct | ; FRINT GESUMT: |
|  | LEA | TEST | ; COMPUTE * OF TEST INFUT |


|  | MOV | B.A |  |
| :---: | :---: | :---: | :---: |
|  | LDA | FLACE | : POINT TO FLACE IN TABLE |
|  | CMP | B |  |
|  | JC | CA12 | : NOT IONE IO ANOTHEF UPDATE |
|  | CALL | CRLF |  |
|  | CALL | CRLF |  |
|  | CALL | CRLF |  |
|  | JMF | AAB | FRETURN ALL IONE FOF: NOW |
| ; |  |  |  |
| $\stackrel{\text { \% }}{ }$ |  |  |  |
|  |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
|  |  |  |  |
|  | ; FUNETIDN |  | : TITL |
|  | ; CALLS |  | - CFLF, DUTCH |
|  | : INFUTS |  | - INST, OUTP |
|  | * OUTFUTS |  | - NOTHING |
|  | \% HESCRIFTION |  | : THE TITL ROUTINE PGINTS ALL |
|  | ; |  | : THE VAFIABLE SYMBOLS HHICH |
|  | ; |  | - THE USER REQUESTED IN A EASIY |
|  | $\stackrel{ }{7}$ |  | - FiEALABLE FOFMAT |
|  |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| TITL: | CALL | CFLF | - CAFRAGE FETURN ANI LINE FEED |
|  | CALL | CRLF |  |
|  | MVI | E. 5 |  |
|  | MVI | $\mathrm{A}, 2 \mathrm{OH}$ | : SFACE DVEF AWAY FFOM |
| CB1: | CALL | OUTCH | ; THE EGTE DF THE PAFER |
|  | DCR | E |  |
|  | JNZ | CB1 |  |
|  | MVI | E, 5 |  |
|  | LHLD | INST | ; THIS ADIRESS MARKS THE END DF THE |
|  | XCHS |  | ; OUTF TABLE |
|  | LHLD | OUTP | ; THIS TABLE HAS THE list of all The |
|  | ICX | I | ; SyMEOLS HHICH ARE TO BE FRINTED |
|  | FUSH | H |  |
| CE2: | Mov | $A, L$ | ; DETEFMINE IF ALL THE |
|  | CMF | E | : SYMEDLS HAVE EEEN PGINTED |
|  | JC | CE4 |  |
|  | MOV | $A, H$ | ; A TRICK IS IONE HEFE WHERE |
|  | CMF | II | FALL SYMEOLS AFIE FRINTEL VEFTTCALY |
|  | JC | CE4 | : THIS IS [IUNE EY FRINTINC ALL THE |
|  | FOF | H | -FIRST CHAFIACTEFS OF EACH SYMEOU, |
|  | INX | H | ; THEN A CRLF ARID FRINTING TIHE |
|  | FUSH | H | :NEXT CHAEACTER OF EACH SYMEOL |
|  | IICR | B | ; AND SO ON FOR THE MrST |



|  | LDA | WORK +2 | : UFDATE COUNTER |
| :---: | :---: | :---: | :---: |
|  | FUSH | FSH |  |
|  | CALL | FREYT | FPRINT CLOCK UFDATE COUNTER |
|  | POP | F.SW |  |
|  | ADI | 1 | ; INCREMENT COUNTER |
|  | DAA |  |  |
|  | STA | WORK+2 |  |
|  | MVI | A, ' ' |  |
|  | CALL | OUTCH |  |
|  | MVI | A. 2 OH |  |
|  | CALL | OUTCH |  |
|  | CALL | OUTCH |  |
| CCl: | MOV | A, M | : SEAFEH THROUQH OUTP TABLE FOR |
|  | CFI | '*' | ; END MAREER |
|  | INZ | CC2 |  |
|  | LIA | ERFOR | - EFROR TEST |
|  | CPI | ' $\square^{\prime}$ |  |
|  | JNZ | \$+6 |  |
|  | CALL | OSSL |  |
|  | CALL | CFLF |  |
|  | RET |  |  |
| CO | [AD | B | ;FASS DVER SYMEDL. |
|  | MOV | E, M | - TO THE ALILRESS PORTION |
|  | INX | H |  |
|  | MOV | $[1 M$ | :FOINTER TO LOACTION IN TL |
|  | $I N X$ | $H$ |  |
|  | LIAX | [ |  |
|  | CALL | OUTCH | ; FRINT LOGIC VALlIE |
|  | MVI | A 2 OH |  |
|  | CALL | OUTCH |  |
|  | CALL | OUTCH |  |
|  | JMF | CC 1 |  |
| \% |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; * * | ***** |  |  |
|  | ; FUNO | $\mathrm{ON}$ | - UFDAT |
|  | ; CAL |  | $, N 2, N, A 2, A 4,02,04, F 2, F 4$ |
|  | ; |  | :E2, E4, TRAC |
|  | $\triangle$ INF |  | : INF, INST, FLACE, TEST, T2S, TIE |
|  | ; |  | - T1S.SYMTS, TRON, COUAT, DELAY |
|  | ; OUTP |  | - EFROR, PLACE, COLINT |
|  | ; DES | TIDN | : UFIAT FOUTINE HAS THE TASK OF |
|  | ; |  | - TAKING ALL THE TATA IN T1, RUNNINE |
|  | ; |  | - THFDUCH THE UFDATE SEQUENCE AND |
|  | ; |  | : STUFING THE FESULTS IN T2.THERE |
|  | ; |  | - ARE TEN LOLTC BATE ROUT [NES WHICH |
|  | ; |  | * AFE CALLET WHICH ARE LSED TO IO |
|  | ; |  | : THE UFDATINS. IF THE TRACE MOME |


|  | ; |  | - WAS SElecten then the fesul.ts are |
| :---: | :---: | :---: | :---: |
|  | ; |  | FPrintel after each ufgate. |
|  |  | ******* |  |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| UFTAT: | MVI | A 0 |  |
|  | STA | ERROR | ; Clear error flag |
|  | LHLD | INP | - LOAL INPUT SYMEOL STRING |
|  | FUSH | H |  |
|  | LHLD | INST | ; LOAD infut data string |
|  | LDA | place | ; Find hhat flace we are up tu |
|  | MOV | C.A |  |
|  | MVI | B:O |  |
|  | DAD | B | ; GET THE FROFER INFUTS |
|  | INR | A |  |
|  | STA | FLACE | ; ADG ONE TO FLACE |
|  | xCHG |  | ; FOf Next ufdate pass |
|  | FOF | E |  |
| CDI: | LDAX | B | ; TST TO SEE IF THE |
|  | CFI | *' | ; ENL OF THE INFUT STRING |
|  | $J Z$ | CL2 | ; WAS ENCOUNTERED |
|  | LXI | H, 5 |  |
|  | UAD | 8 |  |
|  | FUSH | H |  |
|  | FOF | E |  |
|  | LIAAX | E |  |
|  | MOV | L, A | ; Move the data from the infut |
|  | INX | B | ; STRING TAELE INTO THE TI |
|  | LDAX | B | ; Simulation table. once this |
|  | MOV | H.A | ; is mone then an ufgate is feady |
|  | INX | B | , TO EE FESFOFMED ON THIS TEST |
|  | LDAX | D | ; PATTEFN |
|  | mov | $M, A$ |  |
|  | XCHG |  |  |
|  | MVI | [1.0 |  |
|  | lida | TEST |  |
|  | MOV | E, A |  |
|  | EAD | $\square$ |  |
|  | XCHG |  |  |
|  | JMF | CDI |  |
| CD2: | LHLEI | T2S | ; UFOATE IS COMFLETE |
|  | PUSH | H | ; A TEST IS MADE EETWEEN T1 ANI |
|  | POP | B | ; T2 TO SEE IF THEY CONTAIN THE |
|  | Lhla | T1E | ; SAME lIATA. IF IT LOES NO MORE |
|  | $\times \mathrm{CHG}$ |  | ; Ufilates are nigdeg for this time |
|  | LHLD | T15 | ; FRAME IF THENE IS A DIFFEFENCE |
| C03: | nov | A, H | : Then a stable gtate has not been |
|  | CMF | $[1$ | ; REACHET, finOTHER UPEIATE IS NEEIEG. |


|  | INZ | CD 4 |  |
| :---: | :---: | :---: | :---: |
|  | MOV | A+L |  |
|  | cmp | E |  |
|  | JZ | cos |  |
| CD4: | Mov | A, M | ; T1 T2 COMPARISON TEST |
|  | STAX | E |  |
|  | INX | H |  |
|  | INX | B |  |
|  | JMP | cos |  |
| cus: | MVI | A. 0 |  |
|  | STA | COUNT | ; Upmate colnter |
| chis: | LHLII | SIMTS | ; Start lifdate sequence |
|  | Call | N2 |  |
|  | CALL | N4 |  |
|  | CALL | A2 |  |
|  | CALL | Ac |  |
|  | CALL | 02 |  |
|  | CALL | 04 |  |
|  | call | R2 |  |
|  | Call | Fal |  |
|  | call | E2 |  |
|  | call | E4 |  |
|  | LDA | TRON | ; TEST TO SEE IF TRACE MOUE IS ON |
|  | CFI | 'Y' |  |
|  | CZ | trac |  |
|  | LIA | COUNT | ; UPdate counter |
|  | INR | A |  |
|  | $J Z$ | C113 |  |
|  | STA | COUNT |  |
|  | Mov | B, A |  |
|  | LDA | delay | ; TEST AGAINST UGERS SET MELAY |
|  | INR | A |  |
|  | CMP | E |  |
|  | JNZ | C07 |  |
|  | MVI | A, 'T' | ; STORE TIMING ERROR |
|  | STA | ERFOR: |  |
| CL7: | LHLD | TIS | ; load simulation tables |
|  | PUSH | H |  |
|  | FOP | B |  |
|  | LHLII | T2E |  |
|  | $\times \mathrm{CHG}$ |  |  |
|  | LHLI | T2S |  |
| C18: | Mov | A, H | :TEST TO SEE IF A COMFLETE SEARCH |
|  | CMF | $\square$ | ; THROUGH THE TWO TABLES HAS |
|  | JNZ | 0.19 | ; BEEN MAOE |
|  | Mov | A.L |  |
|  | CMP | E |  |
|  | RI |  |  |
| C09: | LDAX | B | OMAKE TI T2 COMPARISON TiST |
|  | CMP | M |  |
|  | JNZ | CILO |  |



```
    FDESLRIPTION :NZ IS THE TWO INPUT NAND
    ; GATE SIMLLATION ROUTINE.
```



```
;
;
%
#
N2: LDA NA2 ; OF 2 INPUT NAND GATES
    ORA A :IF ZERO NOVE TO NEXT GATE TYFE
    RZ
    MOV C+A
CEI: CALL CONV :GET THE FIRST INFUT VALUE
    MOV B.A
    CALL CONV ;GET THE NEXT INFUT VALUE
    ANA E SLOGTCAL ANII
    CMA FCOMELEMENT FESULTS
    ANI OSH :STFIF OFF UNIMFORTANT INFORMATION
    CPI 1
    JNZ $+5
    MVI A,2
    CALL FCONV
    CALL CHANE ;STORE SESULTS AWAY
    EICF C
    JNZ CEI SGEE IF ALL THESE GATES ARE DONE
    RET
;
;
;
;
;
```



```
    ;CUNCTION :N+
    ;CALLS :CONV,RCONV,CHANG
    :INFUTS :MA4
    ; OUTPUTS *NOTHING
    ; DESCRIPTION :H& IS THE FOUTINE WHICH
    ; :SIMULATEG A FQUR INFUT
    ; ;MIAND GATE
```



```
;
;
;
;
;
N: LIA NAY % OF & INFUT NANI CATES
    DFA A
    FZ
    MOV C.A SAAE CQUNT
CH1: CALI CONV ;FIFST INFUT
    MOY E,A
```

CALL CONV $\operatorname{SECOND~INPUT}$
ANA B :LOGTCAL AND

MOV B.A
CALL CONV ;THIRD INCUT
ANA E $\operatorname{MOGICAL} A N D$
MOV E.A
CALL CONV FFOUFTH INFUT
ANA B :LOGICAL AND
CMA ;COMFLEMENT THE ANSWER
ANI OBH
CFI 1
JNZ $\$+5$
MVI A,2
CALL RCONV :CONVERT TO PROEER FORMAT
CALL CHANG FSTGFE ANSWEF ANAY
LICR C
JNZ CFI $\mathcal{A}$ DECFEMENT GATE COUNT
RET
;
;
;
;
$\dot{i}$


| ;FUNCTION | :A2 |
| :--- | :--- |
| ;CALIS | :CONV, RCONV, CHANO |
| ;INFUTS | :ANZ |
| ;OUTFUTS | :NOTHING |
| ;DESCFIFTION | :AZ IS THE FDUTINE WHICH |
| ; SIMUIATES A TWO INPUT |  |
| ; ANI GATE |  |


;
;
;
;
;
A2: LOA AN2 : OF 2 INPUT AND GATES
ORA A
RZ
CGI: CALL CONV :FIRST INPUT
MOU E.A
CALL CONV ;SECOND INPUT
ANA E :LOGICAL AND
ANI OBH
CFI 1
JNZ क +5
MVI A.2
Call FCONV ; CONVEFT TO F;ibFER fOMMAT
CALL CHANG : STORE AWAY THE ANSUEG


```
\begin{tabular}{ll} 
:FUNCTION & :O2 \\
:CALLS & :CONV:FCONV CHANG \\
;INFUTS & :OR2 \\
:OUTFUTS & :NOTHING \\
;DESCRIPTION & :OZ IS THE ROUTINE WHICH \\
: SIMUHATES A TWO INFUT \\
\(;\) & :OF GATE
\end{tabular}
```



```
;
;
;
;
;
O2: LDA OR2 ; OF 2 INPUT OR GATES
    ORA A
    RZ
    MDV C.A FSAVE GATE COUNT
CI1: CALL CONV :FIFST INFUT
    MOY B.A
    CALL CONV :SECOND INFUT
    OFAA E :LOGICAL OR
    ANI OSH
    CFI 1
    JNZ $+5
    MVI A,2
    CALL RCONV ; CONVERT TO FROFER FORMAT
    CALL CHANG :SAVE THE ANSWER
    DCR C
    JNZ CII FEECFEMENT GATE COUNT
    RET
;
;
;
;
;
```



```
    ; FUNCTION
    :04
    ;CALLS &CONV,FRCONV,CHANG
    :INFUTS :OFIG
    :OUTFUTS :NOTHING
    #DESCRIFTION :OC IS THE FOUTINE WHICH
    ; SIMULATES A FOIIR INOUT
    ; :GF GATE
```



```
;
;
;
;
;
O4: LDA OF& ; OF & INPUT OR GATES
    CRA A
```



```
        JN2 $%5
        MVI A,2
        CALL RCONV ;CONVERT TO FROFER FORMAT
        CALL CHANG sETOFE AWAY TIAE ANSWER
        IICR C
    INZ CKI : DECREMENT GATE COLINT
    FET
;
;
;
;
;
;
    ;FUNCTION :R4
    FCALLS : CONV:FCONV:CHANG
    INFUTS :NO#
    ; OUTPUTS *NOTHING
    GESERIFTION :F゙& IS THE ROUTINE WHICH
    ; %SIMULAATE A FOUR INPUT
    ; iNOR GATE
```



```
;
;
;
;
;
F*: LIA NOG : OF & INFUT NOF GATES
    9RA A
    RZ
    MDV C.A FGAVE GATE COUNT
    CALL CONV ;FIFST INFUT
    MOV B.A
    CALL CONV ;SECONI INFUT
    ORA B ;LOLICAL OR
    MOV E:A
    CALL CONV :THIRD INFUT
    ORA B sLOGICAL OF
    MOU B.A
    CALL CONV ;FOURTH INFUT
    OFA B ;LOGICAL OR
    CMA ;COMFLEMENT ANSWER
    ANI OBH
    CPI 1
    JNZ क+5
    MVI A:2
    CALL FOONV ;CONVERT TO PROFER FORMAT
    CALL CHANG ;STORE AWAY THE ANSWER
    LCR C
    \therefore% CLJ ; DECHEMENT GATE COUNT
```

```
;
;
;
;
```



```
    ; EUNCTION :EZ
    :CALLS : CONV:RCONV,CIANG
    :INPUTS *EX2
    :OUTFUTS :NOTHING
    FDESCRIFTION :E2 IS THE ROUTINE WHICH
    ; SIMLLLATES A TWO INFUT
    ; }{\mathrm{ EXOF GATE
```



```
अ
;
;
;
;
E2: LIA EX2 ; OF 2 INPUT EXOR GATES
    OFAA A
    RZ
    MOV C.A FGAVE GATE COUNT
CM1: CALL CONV ;ERST TNFUT
    MOV E.A
    CALL CONV :SECOND INFUT
    XFA E FLOGICAL EXOR
    ANI OSH
    CFI I
    JNZ $+5
    MVI A.2
    CALL FCONY ; CONVEFT TO FGOFER FORMAT
    CALL. CHANE SSTOFEE AWAY THE ANSWEF
    ICR C
    JNZ CMI &DECFEMENT THE GATE COUNT
    FET
;
;
;
;
;
```



```
    FFLNCTION :E4
    ;CALLS :CONV:FCONV,CHANG
    # INFUTS :EX4
    :OUTFUSS ;NOTHING
    ; DESGFIFMION :EXA IS THE ROUTINE WHICH
    ; :GIMULATES A FOUR INFIJT
    ; :EXOF GATE
```



```
;
;
```

```
;
;
;
E& LDA EX& ; DF & INPUT EXOR GATES
    ORA A
    EZ
    MOV C.A ;SAVE GATE CDUNT
CN1: CALL EONV :FIRST INPUT
    MOV B,A
    CALL CONV ;SECOND INFUT
    XRA E ;LOGICAL EXOF:
    MOV B:A
    CALL CONV ;THIRL INFUT
    XFA B ;LOGICAL EYOR
    MOV B,A
    CALL CONV FFEURTH INFUT
    XFAA B ;LOGICAL EXOF
    ANI OBH
    CPI 1
    UNZ $+5
    MVI A,2
    CALL RCONV ;CONVERT TU FROFEF FORMAT
    CALL CHANG ;STQRE AWAY THE ANSWFE
    IICR C
    JNZ CN1 FIECFEMENT GATE COUNT
    RET
;
;
;
;
;
```



```
    ;FUNCTION {CONV
    :CALIS :NDTHING
    ; INFUTS &NOTHINE
    ; OUTFUTS FNOTHINE
    ;DESCRIFTION :CONV TAEES A DIIGITAL LOGIE
    ; FOONSTANT ANLI LONVEFRS IT TO ONE
    ; :WHICH LILS CAN OFEFATE ON.FIFST
    ; THE ADTGESS FFUM THE UFGATE
    ; SEQUENCE TAELE IS GOTTEN. THIS
    ; :FOINTS TO TAEIE TI WHICH HAS
    ; :THE LOGIC VALUE FOF THE GIVEN
    : ALINFESS.
    #LOGIC '1' --) OIH
    LOGIC '0' --> OOH
    *LOGIC 'X' --> 1OH
```



```
;
;
;
```

```
%
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{11}{*}{Conv:} & Mov & \(E: M\) & ; ThE UFGATE SEQUENCE TAELE \\
\hline & INX & H & :AMDFESS, POINTING TO T1 \\
\hline & MOV & \(D \cdot M\) & \\
\hline & INX & H & \\
\hline & LDAX & D & : [IATA FROM TI \\
\hline & ANI & OFH & ; STRIF DFF THE 4 MSES. \\
\hline & R2 & & \\
\hline & CPI & 1 & \\
\hline & JNZ & DA1 & \% CONVERT TO NEW FORMAT \\
\hline & ORI & 2 & \\
\hline & RET & & ; RETURN WITH NEN FORMATED \\
\hline [1A1: & MVI & A.2 & ; Data in aç \\
\hline
\end{tabular}

```

    FFUNCTION FRCONV
    : EALLS :NOTHING
    ; INPUTS ;NOTHING
    : OUTFUTS :NOTHING
    {IESERIFTION :RCONV FOUTINE TAKES [IATA HHICH
    ; *THE FGUGFAM HAS OFEFATEIG UFON
    ; :ANIL CONVENTS IT BACK TO THE
    ; :FGOFEF FOFMAT TO EE STORE AUAY
    ```

```

;
;
;
;
FCONV: CFI O FIF IT MATCHES THEN CONVEFT
JNZ \$+\sigma
MVI A,'G' ;IT TOLDGIC'O'
RET
CFI 3
JNZ \$+6 ;NEFALT CONVEET IT TO LOGIC'1'
MVI A:'1'
RET
MVI A:'X' ;CONVEFT IT TO LOGIC 'X'
RET
;
;
;
;
;

```


```

;
\#WTH THE X-PASS NODE.

```

```

;
;
;
;
;
TFAGCE: LXI H,DICZ
DCI MOV A,M FFRNT OUT THE FIRST MESSAGE
CFI '?'
JZ DC3
INX H
CALL DUTCH ; DOES USES WANT TFACE MOME
JMF [ICI
DC2: [B OAH,OLH,'TFACE=?'
[C3: CALL GETCH FGET FEGCQNCE TO THE QUESTIDN
STA TRON ; STORE THE FESEONGE
CALL CFLE
LXI H.EICS
[G4: MOV A,M
CPI ?'
JZ ICG
INX H
CALH OUTEH FFGINT SECONII MESSACE
JMF IC4 THOES USEF UANT Y-PASS
[ICS: [IEF 'X-FASS=?'
DCG: EALL GETCH FGET ANSNEF TO DUESTION
STA XFAS ;SAVE ANSWEF
CALL CRLF
CALL CFLF
CALL CFLF
CALL CFILF
CALL CFIGF
FET
;
;
i
;
;

```

```

    FUNTTION :MSAC
    ; CALLS :OUTFT
    ; INFUTS :WORK
    ; OUTFUTS :WORK
    :LESCRIFTION :TRAC IS THE FOUTINE WHICH
    ; :WHEN THE USEFT FIEQUFSTS A
    * :TGACE, A FRINIDUT OF EACH
    ; :UFGATE CYCLE IS MADE,
    ```

```

;
\&

```
```

;
;
TRAC: CALL OUTFT ;FEINT MONITORED LOGIC FOINTS
LMA WOFK+?
ADI G与H FHECREMENT BCD COUNTER
DAA
STA WOFK+2 ;WHIEH IS IN THIS LOLATION
RET
;
;
;
;
;

```

```

    ;FUNLTION :TMME
    ; CALLS :OUTCH
    :INFUTS :EEGIN
    ; OUTFUTS :NOTHING
    : DESERIFTIGN : IINE IG THE ERFOR ROUTINE
    ; WHICH IS CALLEO WHEN THE
    ; SIMULATEI NETWORE HAS NOT
    ; :FEACHED A STAELF STATE IN
    ; :TiAE ALi,DTED TIME.
    ```

```

;
;
;
;
;
TIME: LXI H.EEI ;FFINT EFRORE MESSAGE
MOV A,M STOF THE SIMULATION DEAD
CFI '?' 'ANII INFOFM USEF OF TIME FGOELEM
JZ EB?
CALL OUTCH
INX H
JMF TIME+3
EE1: DE 'THE EIFCUIT HAS NOT FEACHED A STAELE STATE?'
EB2: LXI SF.EEGIN ;FESTAFT SIMULATOF
JMP AAB
;
;
;
;
;

```

```

    GFUICTION :OSSL
    :CALLS :OUTCH
    : INPUTS :NOTHIINE
    ; UuriliTS :NHTHING
    ; DESORIFTION :OSSL. IS THE FOUTINE WHICH:
    ```
```

                        # INEORMS THE LSER THAT TIUE
    ```

```

;
;
;
;
;
OSSL: LXI H.ECI ;FFINT EFROF MESSAGE
MOV A.M
CFI ??'
FZ ;FETUKN TO NORMAL OFERATION
CALL OUTCH
INX H
JMP OSSL+3
ECI: [GE 'THE CIFCUIT IS USBILATING?'

```
```

4.9 General Purpose Routines and Memory Allocation

```


```

    ;FUNCTION :OETCH& OUTCH
    ```
    ;FUNCTION :OETCH& OUTCH
    :CALLS :CI.CO
    :CALLS :CI.CO
    :INFUTS :NOTHING
    :INFUTS :NOTHING
    ;OUTPUTS :NOTHING
    ;OUTPUTS :NOTHING
    ; DEGCEIPTION :EETCH IS THE GET CHARACTER
    ; DEGCEIPTION :EETCH IS THE GET CHARACTER
    ; :FROM THE TEFMINAL ROUTINE.
    ; :FROM THE TEFMINAL ROUTINE.
    ; :OUTCH IS THE FOUTINE WHICH
    ; :OUTCH IS THE FOUTINE WHICH
    ; :FFINTS THE CHAFACTEF THAT IS
    ; :FFINTS THE CHAFACTEF THAT IS
    ; IN THE ACC.THES ROUTINE IS THE
    ; IN THE ACC.THES ROUTINE IS THE
    ; :ONLY ONE WHICH MUST BE CHANCEE
    ; :ONLY ONE WHICH MUST BE CHANCEE
    ; sFOR CUSTOMIZING THE I/O.
```

    ; sFOR CUSTOMIZING THE I/O.
    ```


```

;

```
;
;
;
;
;
;
;
;
;
GETCH: CALL CI ;CFM GET CHAFIACTEF FIOUTINE
GETCH: CALL CI ;CFM GET CHAFIACTEF FIOUTINE
;
;
OUTCH: FUSH E
OUTCH: FUSH E
    MOV C.A
    MOV C.A
    CALL CO ;CFM FRINT CHARACTER FDUTINE
    CALL CO ;CFM FRINT CHARACTER FDUTINE
    FOF B
    FOF B
    RET ;ALL EIONE
    RET ;ALL EIONE
;
;
;
;
;
;
;
;
;
```

;

```


```

    ;FUNCTION ;CFLF
    ```
    ;FUNCTION ;CFLF
    ; CALLS :OLTCH
    ; CALLS :OLTCH
    ; INFUTS :NOTHING
    ; INFUTS :NOTHING
    ;OUTFUTS :NOTHING
    ;OUTFUTS :NOTHING
    ;GEGQEIFTION :CFLF RDUTINE FEINTS A
    ;GEGQEIFTION :CFLF RDUTINE FEINTS A
    ; :CARKAGE RETUFN FOLLOWED
    ; :CARKAGE RETUFN FOLLOWED
    ; :EY A LINE FEEC
```

    ; :EY A LINE FEEC
    ```


```

;

```
;
;
;
;
;
;
;
;
;
CRLF; MVI AOOLH ;CAFFAGE RETUFN
CRLF; MVI AOOLH ;CAFFAGE RETUFN
    CALL OUTCH :PFINT IT
    CALL OUTCH :PFINT IT
    MVI A,OAH ILINE FEED
    MVI A,OAH ILINE FEED
    GALL OHTCH ;FEINT IT
    GALL OHTCH ;FEINT IT
    SET
    SET
;
;
;
```

;

```
```

;
;
;

```

```

    FGUNTIDN :FNDP
    ;CALLS :NOTHING
    ; INFUTS :HEEX
    ; OUTFUTS : CARFY FI_AG
    ; DEGGRIFTIDN :FNDP RDUTINE SCANS THROLIGH
    ; :THE SOUROE FGQG&AM TG FINL
    ; :TiEE'.' CHAFAC:EF
    ```

```

;
;
;
;
FNIF: FUSH I
XCHG
LHILD NEXT ;GET ALEIFESS OF LAST
XCHE ; SMUFLE FFIGGFGM BYTE
ZAS: MOU A,L FTEST TQ SFE IF WE AFE
CMF E :AT THE LAST EYIE
INZ ZAZ
MOV A,H
EMF II FIF NO ', FOUNIT THEN
INZ ZAZ ;CLEAR THE CAFGY FLAG
STC
CMC
FOGF II
FET
ZAZ: MOV A,M :GET A SOUFICE EYYE
INX H
CFI ',' FOMFAFEE IT TO THIS
JNZ ZA1 sNGT FOUNE KEEF LOOKTNG
STC \&FOUNTI GET CAFFiY
FOF E
FET
;
;
;
;
;
;
:CUNGTION

```

```

* 

;
;
;
;
FNES: MOV A,M FEET A CHARACTEN
INX H
CFI ',' SEE IF WE HAVE UNEN SHOT THE MAFE
FZ
CFI '/' FIS IT A MATCH
下Z
JMF FNLIS :NG TFY AGAIN
%
;
;
;

```

```

    :FUNETION :FHMCH
    ; CALLS : NOTHYNG
    ; INFlITS ;NOTHING
    ; OUTFUTS :NOTHING
    ; LESGRIFTION :FNLCH IS TIE FOUTINE WHTCH
    ; *FINDS A CHAFACTEF WHICH LIEE
    ; :EETWEEN 'A' AND'Z'.
    ```

```

;
;
;
;
FNDCH: MOV A,M SGET A CHAFIACTEF
CFI 'A' ;SEE IF IT ISEETUEEN'A'
JF. ZEI
INX it
JMF FNLICH
ZEI: CFI 'Z'+1 FAND'Z'
FM
TNX H
IMF FNIICH
;
;
;
;
;

```

```

    ;FURGION &F:BYT
    ;CAlLEG & DUTLSH
    ; INFUTS :MUTHING
    ```
```

    ; DESCRIFTION :THE FFEYT ROUTINE TAKES
    ; ;THE CONTENTS OF ACC ANI
    : :FRINTS IT AS TWO HEX
    ; ;DIGITS
    ```

```

;
;
;
;
;
FRBYT: FUSH FSW
FAAR GMOUE THE FOUR MSE'S TO
RAR ;THE LSE FOSITIONS
FAF
RAR
ANI OFH ;GTEIP OFF THE TOF
ORI 3OH ;CONUEGT TO FROFER FORMAT
CPI 3AH
JC \$+5
ALI }
CALL DUTCH ;FEINT FISGT DIGIT
FOF FSW :EFING EYTE EAOK
ANI OFH ;TAKE THE TOF UFF
ORI SOH :CONVEFT IT
CEI BAH
JC क+5
ADI 7
CALL OUTCH ;FFINT IT
FET
;
;
;
;
;

```

```

    ;FUNCTION :GETUM
    ; CALlS :GETCH
    ; INFUTS :NOTHING
    ; OUTFUTS :NOTIING
    ; IESGRIFTION :GETGM FOUTINE GETS A
    ; :HECMIAL NUMEER (0-255)
    ; %FFOM THE LSER,ALL NLMEEFS
    ; :COME IN ASCII MUST EE
    ; :CONVEFTEE TO HEX.
    ;
;
;
;
;
;
GETOM: CALL GETGIG ;BTM A LIABACTEF

```
```

                CFI 'O' IT MLST EE GETWEEN
    Fivi ;O AND ?
CFI 'Q'+1
F
FUSH FSW ;SAVE IT
MOV A,B ;E<-- CUFGENT CUUNT
ORA A :CLEAR CAFEY
RAL ; MOUELE IT. 10=(2*2*2XN+2*N)+(N+1)
MOV E,A
ORA A
FAL
ORA A
FAL
ADO B FFNAL FESULTS
MOV E.A
FOF FSW FGET NUMEER
ANI OFH
ADD E FALID THE NEXT IIGIT
MOV E.A
JMF GETOM
;
;
i
;
;

```

```

    ;MEMURY ALLOCATIUN
    ;
    ```

```

;
;
;
;
STARI: IS 2 FEGINNING OF SOUFEE FFOGRAM
NEXT: IS 2 FENLI OF SOUFCE FROGFAM
WOES: LIS 4 TEENFOFY WOFK FEGISTERG
LFNT:H: [IS 1 FENGTH OF A SOUFSE LINE
[ELAY: [IS 1 FEYCLE GELAY COUNT
TEST: LS 1 FNUNEEF OF UFUATE COUNTS
COUNT: IS 1 ;TOTAL NUHEER DF SYMHDLS
FLACE: [IS 1 TEMFOFY UFMATE EOUNT
EFROF: [IS 1 TYFE OF ERRDR
NUME: LS 2 ;NUMEEF OF LOGIE GATES
TFON: IS 1 TRACE CONTFOL EHAFACTER
XFAS IS 1 ; X-FASS CONTROL CHAFACTEF
SYMES: [S 2 STAFT IF SY:BOL TABIE
SYHE: IS 2 FNM OF SYMEOL TAELE

```

```

TIE: IS 2 FENL OF TL TAELE

```
\begin{tabular}{|c|c|c|c|}
\hline T2S: & ns & 2 & ; START UF T2 TARLE \\
\hline T2E: & LS & 2 & ; END Of T2 table \\
\hline SIMTS: & DS & 2 & ; Start of ufdate serlence table \\
\hline SIMTE: & IS & 2 & ; End of liftate sequence table \\
\hline INP: & as & 2 & \% START OF INP TABLE \\
\hline Olf PF: & \([15\) & 2 & ; Start de outp table \\
\hline INST: & ES & 2 & ; START OF TEST data string \\
\hline NAE: & 15 & 1 & ; OF 2 INFUT NANL GATES \\
\hline NAt: & 15 & 1 & ; OF 4 INPUT NAND GATES \\
\hline ANZ: & IS & 1 & ; OF 2 INFUT ANI GATES \\
\hline ANs & DS & 1 & ; OF a Infut and gates \\
\hline OR2: & IS & 1 & ; \(\#\) OF 2 INPUT OFi GATES \\
\hline ORe: & \(\underline{15}\) & 1 & : \(\%\) OF 4 INFUT OR GATES \\
\hline NO: & IS & 1 & ; OF 2 INFUT NOF CATES \\
\hline NO4: & [:5 & 1 & ; OF 4 INFUT NOR GATES \\
\hline Ex2: & 115 & 1 & ; OF 2 INPUT EXOR CATES \\
\hline EX4: & 15 & 1 & ; OF 4 INFUT EXOR GATES \\
\hline EUFFA: & 15 & 64 & ; INFUT [IATA EUFFERI \\
\hline DATA: & \(0 \cdot 5\) & 1 & ; STAFT OF SOUFLE FROTRAM \\
\hline & ENI & & \\
\hline
\end{tabular}

\section*{CHAPTER 5}

\section*{USING THE DIGITAL LOGIC SIMULATOR}
5.1 Design Examples

In order for the user to get a better grasp of how DLS operates a few design examples are given. On the computer printouts that which is underlined is what the user has typed. The comments along the right side were added later to emphasize certain points.

The first design example has its printout previously shown in Figure 2-2. Now what will be done is to show how all that came about. Figure \(5-1\) is the circuit to be simulated.


Figure 5-1

Once the simulator starts to run the title will be printed followed by a question. The simulator wants to know if it should clear the tables in the memory. This is for protecting against destroying old files in memory.

DIGITAL LOGIC SIMULATOR

CLEAR MEMORY ? YES
\begin{tabular}{|c|c|}
\hline : \(1 \varnothing \emptyset \emptyset\). INPUT. DATA, GATE, RESET & The user types in \\
\hline : \(\varnothing\) ¢ \(\varnothing\) :AND/2. DATA, GATE, A & topigraphical dis- \\
\hline \(: 3 \varnothing \varnothing\). AND/2. RESET, OUTPT, 0 & cription of the \\
\hline \(: 4 \phi \varnothing \emptyset . O R / 2 . \quad A, O, O U T P T\) & network. \\
\hline : \(5 \emptyset \emptyset \emptyset\). PRINT. DATA, GATE, RESET, A, OUTPT & \\
\hline : \(6 \varnothing \varnothing \emptyset\). END. & \\
\hline : COMP & Once the discription is done the compile \\
\hline - INPUT. DATA,GATE,RESET & command is issued. \\
\hline - AND\% 2 data,gate, & \\
\hline . AND/2. RESET,OUTPT,0 & The compiler will \\
\hline .OR/2. A,O,OUTPPT & print the discri- \\
\hline -PRINT. DATA, GATE, RESET, A,OUTPT & ption along with \\
\hline - END. & the logic gate \\
\hline & count. \\
\hline \(A N D / 2=\varnothing 2\) & \\
\hline \(O R / 2=\varnothing 1\) & \\
\hline : FANOUT & The user requests \\
\hline & fanout analysis. \\
\hline DATA : \(¢ 1\) & \\
\hline GATE : \(\emptyset 1\) & \\
\hline RESET : \(\varnothing 1\) & \\
\hline A \(\quad \nsupseteq 1\) & \\
\hline
\end{tabular}
```

OUTPT:ф1
0:\emptyset1

```
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{: EXEC} \\
\hline \multicolumn{2}{|l|}{\# OF TIME UNITS PER PULSE = \(1 \varnothing\)} \\
\hline \multicolumn{2}{|l|}{\# OF TEST INPUTS = 7} \\
\hline \multicolumn{2}{|l|}{TRACE = NO} \\
\hline \multicolumn{2}{|l|}{\(X-P A S S=\) YES} \\
\hline DATA & : \(\mathrm{XX11110}\) \\
\hline GATE & \(: \times \phi 1 \phi \varnothing \varnothing 1\) \\
\hline RESE & :X011611 \\
\hline
\end{tabular}

The execution
command is given. The executer will request some simulation parameters.

The input test patterns.
\(\phi 5: 1 \neq 1 \quad \varnothing \quad \varnothing\)
\(\phi 6: \quad \varnothing 1 \quad 1 \quad \varnothing \quad \mathrm{X}\) THE CIRCUIT IS OSCILLATING


DISS simulation printout. There exists a possible hazard when DATA and GATE
```

                                    change at the
                                    same time.
    ```
unit delay

Figure 5-2
```

:2\emptyset\emptyset\emptyset.AND/2. DELAY,DATA,A
:15\emptyset\emptyset.AND/2. GATE,GATE,DELAY
:COMP
.INPUT. DATA,GATE,RESET
.AND/2. GATE,GATE,DELAY
.AND/2. DELAY,DATA,A
.AND/2. RESET,OUTPT,O
.OR/2. A,O,OUTPT
.PRINT. DATA,GATE,RESET, A,OUTPT
.END.
AND/2=\varnothing3
OR/2=\emptyset1
:FANOU'I
DATA :\emptyset1
GATE : }%
RESET :\emptyset1
DELAY::\emptyset1
A :
OUTPT :\varnothing1
0:\emptyset1
:EXEC

# OF TIME UNITS PER PULSE = 1\varnothing

# OF TEST INPUTS = ?

TRACE = NO
X-PASS = YES

```

The delay is simply an AND gate with both inputs tied together.

The user simply modifies one line and adds another then recompiles the network.

DATA : XX1111ф
GATE : X \(\varnothing \dagger \phi \varnothing \varnothing 1\)
RESET: X \(\varnothing 11 \varnothing 11\)

Run it through the same test pattern.


No hazard exists.

The second example will show how DLS detects race conditions. Figure 5-3 is simply a string of OR gates.


Figure 5-3

By using the DIS trace mode signal propagation can be viewed.
:NEW
CLEAR MEMORY ?YES
\(: 1 \varnothing \varnothing \varnothing\).INPUT. INPUT
\(: 2 \phi \emptyset \phi . O R / 2\). INPUT, INPUT, AAA
\(=2 \phi \varnothing 1 . O R / 2\). \(A A A, A A A, B B B\)
\(: 2 \phi \varnothing 2.0 R / 2\). \(B B B, B B B, C C C\)
\(: 2 \emptyset \emptyset 3 . O R / 2\). CCC, CCC, DDD
\(: 2 \emptyset \varnothing 4 . O R / 2 . \quad D D D, D D D, E E E\)
\(: 2 \emptyset \varnothing 5 . O R / 2\) EEE, EEE,OUTPT
\(: 3 \varnothing \varnothing \varnothing\).PRINT. INPUT, AAA, BBB, CCC, DDD, EEE,OUTPT
\(: 4 \emptyset \varnothing \emptyset\).END.
:COMP
.INPUT. INPUT
.OR/2. INPUT,INPUT,AAA
. OR/2. AAA, AAA, BBB
.OR/2. BBB, BBB,CCC
.OR/2. CCC, CCC,DDD
.OR/2. DDD,DDD,EEE
.OR/2. EEE,EEE,OUTPT
.PRINT. INPUT, AAA, BBB, CCC, DDD, EEE,OUTPT
.END.
\(O R / 2=\varnothing 6\)
:FANOUT

INPUT: \(\varnothing 2\)
AAA : \(\varnothing 2\)
BBB : \(\emptyset 2\)

Clear out the memory and describe the new network.

CCC : \(\varnothing 2\)
DDD : \(\varnothing 2\)
EEE : 02
OUTPT: \(\varnothing \varnothing\)
: EXEC
\# OF TTME UNITS PER PULSE \(=\underline{1 \varnothing}\)
\# OF TEST INPUTS \(=\underline{2}\)
TRACE \(=\underline{\text { YES }}\)
X-PASS \(=\underline{Y E S}\)

Execute the simulator with the trace mode on.

\section*{INPUT:ø1}


Re-execute the network but this time set the clock up so that there will only be five update cycles per time unit.
```

:EXEC

# OF TIME UNITS PER PULSE = ᄃ

# OF TEST INPUTS = ?

TRACE = YES
X-PASS = YES

```

INPUT: \(\varnothing 1\)
\begin{tabular}{llllllll}
\(I\) & & & & & & & \(O\) \\
\(N\) & & & & & & \(U\) \\
\(P\) & \(A\) & \(B\) & \(C\) & \(D\) & \(E\) & \(T\) \\
\(U\) & \(A\) & \(B\) & \(C\) & \(D\) & \(E\) & \(P\) \\
T & \(A\) & \(B\) & \(C\) & \(D\) & \(E\) & \(T\)
\end{tabular}


THE CIRCUIT HAS NOT REACHED A STABLE STATE
After five update cycles no stable state was reached.
The next example is the design of a two bit fulladder. First a one bit full-adder will be simulated then the modification to a two bit adder. Figure 5-4a is the basic full-adder and Figure \(5-4 b\) is how two such fulladder:blocks are put together to form the circuit.
```

:NEW
CLEAR MEMORY ? YES

```

New network to be feed to DLS.

(a)


Figure 5-4
\begin{tabular}{|c|c|}
\hline : \(1 \phi \emptyset \emptyset\). INPUT. INA, INB, INC & Describe the basic \\
\hline \(: 2 \emptyset \emptyset \emptyset\). EXOR/2. INA, INB, YA & full adder. \\
\hline \(: 2 \phi \varnothing 1\). EXOR/2. INC, YA, SUMA & \\
\hline :2øø2. AND/2. INC, YA, ZA & \\
\hline \(: 2 \emptyset \phi 3 \cdot A N D / 2\). INA, INB, XA & \\
\hline \(: 2 \emptyset \emptyset 4 . O R / 2 . \quad X A, Z A, O U T C\) & \\
\hline \(: 3 \emptyset \emptyset \emptyset\). PRINT. INC, INB, INA, SUMA, OUTC & \\
\hline \(: 4 \phi \varnothing \emptyset\). END. & \\
\hline : COMP & Test the first design stage. \\
\hline .INPUT. \({ }^{\text {INA, INB, INC }}\) & \\
\hline .EXOR/2. INA, INB, YA & \\
\hline .EXOR/2. INC,YA,SUMA & \\
\hline . AND/2. INC, YA, ZA & \\
\hline . AND/2. INA, INB, XA & \\
\hline .OR/2. XA, ZA,OUTC & \\
\hline .PRINT. INC,INB,INA,SUMA,OUTC & \\
\hline . END. & \\
\hline AND \(/ 2=\not 22\) & \\
\hline \(O R / 2=\not{ }_{1}\) & \\
\hline EXOR/2= 22 & \\
\hline :FANOUT & \\
\hline INA : \(\varnothing 2\) & \\
\hline INB : \(\varnothing 2\) & \\
\hline INC : \(\varnothing 2\) & \\
\hline YA : \(\emptyset 2\) & \\
\hline SUMA : \(\varnothing \varnothing\) & \\
\hline ZA : \(\emptyset 1\) & \\
\hline XA \(\quad \not \square 1\) & \\
\hline OUTC : \(\varnothing \varnothing\) & \\
\hline
\end{tabular}
: EXEC
\# OF TIME UNITS PER PULSE \(=1 \emptyset\)
\# OR TEST INPUTS = 8
TRACE \(=\mathrm{NO}\)
\(X-\) PASS \(=Y E S\)

INA: \(\varnothing 1 \phi 1 \phi 1 \phi 1\)
INB: \(\varnothing \varnothing 11 \phi \varnothing 11\)
INC : \(\varnothing \varnothing \varnothing \varnothing 1111\)
There are \(2^{n}\) posible test patterns where \(n\) equals the number of inputs.


Everything checks out.


\(: 5 \phi \varnothing \varnothing\).END.
\(:\) COMP
.INPUT. INA,INAA,INB,INBB,INC
.EXOR/2. INA, INB,YA
.EXOR/2. INC,YA, SUMA
.AND/2. INC,YA,ZA
. AND/2. INA, INB,XA
.OR/2. XA, ZA,OUTC
.EXOR/2. INAA,INBB,YAA
.EXOR \(/ 2\). OUTC, YAA, SUMAA
.AND/2. OUTC,YAA,ZAA
. AND/2. INAA, INBB, XAA
.OR/2. XAA, ZAA, OUTCC
.PRINT. INC,INBB,INB,INAA, INA, OUTCC, SUMAA, SUMA
.END.
\(\mathrm{AND} / 2=\varnothing 4\)
OR \(/ 2=\varnothing 2\)
EXOR \(/ 2=\varnothing 4\)
: EXEC
\# OF TIME UNITS PER PULSE \(=\underline{2} \emptyset\)
\# OF TEST INPUTS \(=32\)
TRACE \(=\) NO
\(X-\) PASS \(=Y E S\)
INA: \(: \phi 1 \phi 1 \phi 1 \phi 1 \phi 1 \phi 1 \phi 1 \phi 1 \phi 1 \phi 1 \phi 1 \phi 1 \phi 1 \phi 1 \phi 1 \phi 1\)
INAA : \(\varnothing \varnothing 11 \phi \phi 11 \phi \phi 11 \phi \phi 11 \phi \phi 11 \phi \phi 11 \phi \phi 11 \phi \phi 11\)
32 possible test
INB : \(\varnothing \phi \phi \phi 1111 \phi \phi \phi \phi 1111 \phi \phi \phi \phi 1111 \phi \varnothing \phi \phi 1111\)
INBB : \(\varnothing \varnothing \phi \varnothing \phi \varnothing \varnothing \phi 11111111 \phi \phi \phi \phi \varnothing \phi \phi \varnothing 11111111\)
INC: \(\varnothing \varnothing \varnothing \varnothing \varnothing \varnothing \varnothing \varnothing \varnothing \varnothing \varnothing \varnothing \varnothing \varnothing \varnothing \emptyset 1111111111111111\)


The modified circuit works fine.

The next example shows how the use of the initial condition aids in the circuit analysis. Pigure 5-5 is an asynchronous finite state machine to be simulated.


> Figure 5-5
```

CLEAR MEMORY ?YES
:1\emptyset\emptyset\emptyset.INPUT. AAA,BBB
:2\emptyset\emptyset\emptyset.AND/2. AAA,BBB,CCC
:3\emptyset\emptyset\emptyset.AND/2. BBB,OUT,DDD
4\phi\emptyset\emptyset.OR/2. CCC,DDD,OUT
:5\emptyset\emptyset\emptyset.PRINT. AAA,BBB,CCC,DDD,OUT
: }\varnothing\varnothing\varnothing\varnothing.END
:COMP
.INPU'N. AAA,BBB
. AND/2. AAA,BBB,CCC
.AND/2. BBB,OUT,DDD
.OR/2. CCC,DDD,OUT
.PRIN'T. AAA,BBB,CCC,DDD,OUT
.END.

```
```

AND/2=\emptyset2
OR/2=\varnothing1
:EXEC

# OF TIME UNITS PER PULSE = 1\emptyset

# OF TEST INPUTS = 4

TRACE =NO
X-PASS =YES
AAA :\emptyset1\emptyset\emptyset
BBB :111\varnothing

```
    \(\begin{array}{lllll}\text { A } & B & C & D & O\end{array}\)
        \(\begin{array}{lllll}A & B & C & D & U \\ A & B & C & D & T\end{array}\)
\(\begin{array}{llllll}\text { фф: } & \emptyset & 1 & \emptyset & X & X \\ \emptyset 1: & 1 & 1 & 1 & 1 & 1 \\ \emptyset 2: & \emptyset & 1 & \emptyset & 1 & 1 \\ \phi 3: & \emptyset & \emptyset & \emptyset & \varnothing & \varnothing\end{array}\)
    \(: \triangle \emptyset \emptyset \emptyset . O R / 2 . \quad C C C, D D D, O U T \quad I C=\varnothing\)
    :COMP
    . INPUT. AAA,BBB
    - \(A N D / 2\). \(A A A, B B B, C C C\)
    . \(\mathrm{AND} / 2\). \(\mathrm{BBB}, O U \mathrm{O}, \mathrm{DDD}\)
    .OR/2. CCC,DDD,OUT \(I C=\varnothing\)
    .PRINT. AAA, BBB,CCC,DDD,OUT
    .END.
\(\mathrm{AND} / 2=\varnothing 2\)
\(O R / 2=\varnothing 1\)

OUT starts in the unknown state.

See what happens with OUT having a initial value.
: EXEC
\# OF TIME UNITS PER PULSE \(=1 \varnothing\)
\# OF TEST INPUTS = 4
TRACE =NO
\(X-P A S S=Y E S\)

AAA : \(\emptyset 1 \emptyset \emptyset\)
\(B B B: 111 \varnothing\)
\begin{tabular}{ccccc}
\(A\) & \(B\) & \(C\) & \(D\) & \(O\) \\
\(A\) & \(B\) & \(C\) & \(D\) & \(U\) \\
\(A\) & \(B\) & \(C\) & \(D\) & \(T\)
\end{tabular}
\begin{tabular}{llllll}
\(\varnothing \varnothing:\) & \(\emptyset\) & 1 & \(\emptyset\) & \(\emptyset\) & \(\emptyset\) \\
\(\emptyset 1:\) & 1 & 1 & 1 & 1 & 1 \\
\(\emptyset 2:\) & \(\emptyset\) & 1 & \(\emptyset\) & 1 & 1 \\
\(\varnothing 3:\) & \(\emptyset\) & \(\emptyset\) & \(\emptyset\) & \(\emptyset\) & \(\emptyset\)
\end{tabular}

Run through the same test pattern.

This time all is well.

The final example is another asynchronous finite state machine, this time wi.th two possible hazards. The first problem is the need for a initial condition on the output and the second problem is that there exists a race condition in the feedback path of the circuit. Figure 5-6a is the basic circuit which has the two possible hazard conditions in it. Figure \(5-6 b\) is the modified circuit which has introduced into the feedback path a delay which should eliminate one of the hazards.

Circuit with Race Condition

(a)

(b)

Figure 5-6

```

NAND/2 = \emptyset1
AND/2=\varnothing3
OR/4=\emptyset\emptyset1
:EXEC

# OF TIME UNITS PER PULSE = 1\varnothing

# OF TEST INPUTS = 4

TRACE =NO
X-PASS =YES

| A | B | 0 |
| :--- | :--- | :--- |
| A | B | U |
| A | B | T |

\phi: 1 1 X
\emptyset1: 1 \emptyset 1
\varnothing2: \varnothing 1 1 THE OIRCUIT IS OSCILIATING
\varnothing3: \varnothing \emptyset \emptyset
There are two problems
to be corrected.
:\emptyset\varnothing3\emptyset.AND/2. AAA,DEIAY,DDD
\varnothing\emptyset4\emptyset.AND/2. BBB,DELAY,EEE
:\emptyset\varnothing45 .AND/2. OUT,OUT,DELAY
\varnothing\emptyset5\emptyset.OR/2. \emptyset, CCC,DDD,EEE IC=\varnothing
:COMP
Recompile the
corrected network.
.INPUT. AAA,BBB
.NAND/2. BBB,BBB,BBN
.AND/2. AAA,BBN,CCC
.AND/2. AAA,DELAY,DDD
.AND/2. BBB,BELAY, EEE
.AND/2. OUT,OUT,DELAY
.OR/2. }\varnothing,CCC,DDD,EEE,OUT IC=
.PRINT. AAA,BBB,OUT
.END.

```
```

NAND/2 = ¢1
AND/2=\emptyset4
OR/2=\emptyset1
:EXEC

# OF TIME UNITS PER PULSE =1\varnothing

# OF TEST INPUTS =

TRACE =NO
X-PASS =YES
AAA}:<br>emptyset\emptyset1111\phi\varnothing

```
\begin{tabular}{|c|c|c|c|}
\hline & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{~A} \\
& \mathrm{~A}
\end{aligned}
\] & B
B
B & 0
\(U\)
\(T\) \\
\hline \(\phi \varnothing\) : & \(\emptyset\) & \(\varnothing\) & \(\varnothing\) \\
\hline фो: & \(\emptyset\) & 1 & \(\emptyset\) \\
\hline \(\emptyset 2\) : & 1 & \(\emptyset\) & 1 \\
\hline ¢3: & 1 & 1 & 1 \\
\hline \(\emptyset 4\) : & 1 & 1 & 1 \\
\hline ¢5: & 1 & \(\emptyset\) & 1 \\
\hline \(\emptyset 6\) : & \(\emptyset\) & 1 & 1 \\
\hline \(\phi 7\) : & \(\emptyset\) & \(\emptyset\) & \(\emptyset\) \\
\hline
\end{tabular}

The two possible hazards have been eliminated.

\section*{CHAPTER 6}

CONCLUSION
6.1 A Few Last Words.

With the use of DLS it is now possible for a digital circuit designer to debug most, if not all of his digital designs in a matter of minutes. The designer also has the satisfaction that the logic is correct and that he now can concentrate on hardware connection and failure errors.

The DLS program has proven beneficial to the logic designer in several cases, including the following.
1) The simulator saves money by correcting design errors before the hardware is fabricated.
2) The simulator saves time by permiting redesign prior to fabrication.
3) The computer listing serves as documentation of the actual design.
4) The simulator aids in debugging of the hardware by supplying accurate timing diagrams to which the waveforms monitored in the system can be compared.
5) By requiring the designer to describe his work in detail, the designer is made more aware of the design techniques and any redundancies he may be prone to use.
6) By providing accounting statistics of each type of element and loading of each element, the program aids the designer in making selections of assignments and card types for the building of the hardware.
7) The computer listings expedite the checking of the circuit after the hardware is built by limiting the number of causes of errors to be checked.
8) The computer outputs allow the designer to see many signals at one time, as opposed to a few at a time, as would be the case when limited by available traces on oscilloscopes.
9) Often the design will lend itself to the case where the number of inputs is small and all combinations and permutations of the inputs can be created by the computer and the design totally checked. Usually in a hardware setup only a limited number of inputs can be checked:
10) The timing diagrams when sampled at "gate" times will often show logic spikes in hard copy as opposed to the small time duration of a spike on a scope.

\section*{BIBLIOGRAPHY}

Breuer, Melvin A., Design Automation of Digital Systems. New Jersey: Prentice-Hall, Inc., 1972

Breuer, Melvin A., Digital System Design Automation. California: Computer Science Press, Inc., 1975

Breuer, Melvin A., "Recent Developments in Design Automation,". Computer, May/June 1972, pp. 23-35

Chu, Yaohan, Computer Organization and Microprogramming. New Jersey: Prentice-Hall, Inc., 1972

Chu, Yaohan, Introduction to Computer Organization. New Jersey: Prentice-Hall, Inc., 1970

Flomenhoft, Mark J., and Csencsits, Brenda m., "A Minicomputer-Based Logic Circuit Fault Simulator," ACM Sigda Newsletter, Vol. 4, No. 3, 1974, pp. 15-19

Hartenstein, Reiner \(W_{\text {, }}\), Fundamentals of Structured Hardware Design. New York: North Holland Publishing Company, 1977

Jephson, J. S., McQuarrie, R. P., and Vogelsberg, R. E., "A Three-Value Computer Design Verification System," IBM System Journal, Vol. 8, No. 3, 1969, pp. 178-189

Kahn, Hilary J., and May, J. W. R., "The Using of Logic Simulation in the Design of a Large Computer System," The Radio and Electronic Engineer, Vol. 43, No. 8, 1978

Osborne, Adam, 8080 Programming For Logic Design. California: Adam Osborne and Associates, Inc., 1976

Ulrich, E.G., and Baker, T., "Concurrent Simulation of Nearly Identical Digital Networks," Computer, April 1974, pp.39-44

Yoeli, Michaè, and Rinon, Shlomo, "Application of Ternary Algebra to the Study of Static Hazards," Journal of the Association for Computing Machinery, Vol. 11, No. 1, 1964, pp. 84-97```


[^0]:    I would like to thank the people that are and were close to me for threatening me with bodily injury if I did not complete this work.

[^1]:    1M. A. Breuer, "Recent Developments in Design Automation," Computer, May/June 1972, pp. 23-35

[^2]:    ${ }^{2}$ M. J. Flomenhoft and B. M. Csencsits, "A Minicomputer Based Logic Circuit Fault Simulator," ASM Sigma Newsletter, Vol. 4, No. 3, 1974, pp. 15-19

[^3]:    ${ }^{1}$ M. Yoeli and S. Rinon, "Application of Ternary Algebra to the study of Static Hazards," Journal of the Association for Computing Machinery, Vol. 11, 1964, pp.84-97
    ${ }^{2} J . S . J e p h s o n, R$. P. McQuarrie, and R. E. Vogelsberg "A Three-Value Computer Design Verification System," IBM System Journal, Vol.8, Io.3, 1969, pp.178-189

[^4]:    ${ }^{2}$ Ibid., pp. 179

[^5]:    $1_{\text {H. J. Kahn and J. W. R. May, "The Use of Logic }}$ simulation in the Design of a Large Computer System," The Radio and Electronic Engineer, Vol. 43, No. 8 pp. 497-503

