New Jersey Institute of Technology Digital Commons @ NJIT

Theses

Theses and Dissertations

Spring 1980

A microprocessor based digital logic simulator

Kevin Dresher New Jersey Institute of Technology

Follow this and additional works at: https://digitalcommons.njit.edu/theses Part of the <u>Electrical and Electronics Commons</u>

Recommended Citation

Dresher, Kevin, "A microprocessor based digital logic simulator" (1980). *Theses*. 1463. https://digitalcommons.njit.edu/theses/1463

This Thesis is brought to you for free and open access by the Theses and Dissertations at Digital Commons @ NJIT. It has been accepted for inclusion in Theses by an authorized administrator of Digital Commons @ NJIT. For more information, please contact digitalcommons@njit.edu.

Copyright Warning & Restrictions

The copyright law of the United States (Title 17, United States Code) governs the making of photocopies or other reproductions of copyrighted material.

Under certain conditions specified in the law, libraries and archives are authorized to furnish a photocopy or other reproduction. One of these specified conditions is that the photocopy or reproduction is not to be "used for any purpose other than private study, scholarship, or research." If a, user makes a request for, or later uses, a photocopy or reproduction for purposes in excess of "fair use" that user may be liable for copyright infringement,

This institution reserves the right to refuse to accept a copying order if, in its judgment, fulfillment of the order would involve violation of copyright law.

Please Note: The author retains the copyright while the New Jersey Institute of Technology reserves the right to distribute this thesis or dissertation

Printing note: If you do not wish to print this page, then select "Pages from: first page # to: last page #" on the print dialog screen



The Van Houten library has removed some of the personal information and all signatures from the approval page and biographical sketches of theses and dissertations in order to protect the identity of NJIT graduates and faculty.

≥ A

MICROPROCESSOR BASED

DIGITAL LOGIC SIMULATOR "

ΒY

) KEVIN DRESHER

A THESIS

PRESENTED IN PARTIAL FUFILLMENT OF

THE REQUIREMENTS FOR THE DEGREE

OF

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

ΑT

NEW JERSEY INSTITUTE OF TECHNOLOGY

This thesis is to be used only with due regard to the rights of the author. Bibliographical refences may be noted, but passages must not be copied without permission of the College and without credit being given in subsequent written or published work.

Newark, New Jersey

APPROVAL OF THESIS

А

MICROPROCESSOR BASED DIGITAL LOGIC SIMULATOR

ΒY

KEVIN DRESHER

FOR

DEPARTMENT OF ELECTRICAL ENGINEERING

NEW JERSEY INSTITUTE OF TECHNOLOGY

ΒY

FACULTY COMMITTEE

APPROVED:_____

Newark, New Jersey

AN ABSTRACT

А

MICORPROCESSOR BASED DIGITAL LOGIC SIMULATOR

by

Kevin Dresher

Advisor: Dr. Robert DeLucia

Submitted in Partial Fulfillment of the Requirements for The Degree of Master of Science in Electrical Engineering July 1980

It is the intent of this thesis to acquaint the reader with a tool which is available for use in the digital circuit design field. The reader is now able to totally simulate via DLS the digital logic design he creates on paper before it ever takes a hardware form. The computer program accepts a detailed description of the schematic and creates timing diagrams, loading statistics, cross references, and various lists for future documentation.

The user needs no programming knowledge and will find the requirements to run a simulation with DLS extremely user oriented. The simulation descriptions and command language are tailored to logic design applications. The format is straight forward, utilizing standard English

163056

ROBERT W. VAN HOUTEN LIBRARY NEW IERSEY INSTITUTE OF TECHNOLOGIE language and logic design concepts. To code a design for simulation the designer needs only a well labeled circuit diagram, where all the inputs and outputs of each element has a label With the addition of a few simulation parameters DLS will take the network description and form a program in memory which will recreate the operations of the digital circuit.

 \bigcirc \langle

Dedication

I would like to thank the people that are and were close to me for threatening me with bodily injury if I did not complete this work.

TABLE OF CONTENTS

Chapter		Title	Page
CHAPTER	1 WHY	ANOTHER SIMULATOR?	1
	1.1	Need for Simulators	1
	1.2	Levels of Simulation	2
	1.3	Gate Level Simulation	4
	1.4	DLS a Microprocessor Based Program	8
CHAPTER	2 THR	EE VALUE SIMULATION	10
	2.1	Use of Ternary Algebra	10
	2.2	Propagation Hazard Example	14
	2.3	Oscillation Error Example	16
	2.4	Don't Care Example	18
CHAPTER	3 TAB TEC	LE DRIVEN SIMULATION HNIQUES	20
	3.1	Modeling Approach	20
	3.2	Table Driven Simulation Method	21
	3.3	Dual Table Simulation	22
	3.4	Table Setups	27
CHAPTER	4 THE	DLS PROGRAM	32
	4.1	DLS Program Structure	32
	4.2	Source Program Requirements	34
	4.3	The Controller/Editor	37
	4.4	The Controller/Editor Program Listing	41
	4.5	The DLS Compiler	53
	4.6	The Compiler Program Listing	66
	4.7	The DLS Executer	82

Chapter	Title	Page
	4.8 The Executer Program Listing	90
	4.9 General Purpose Routines and Memory Allocation	112
CHAPTER 5	USING THE DIGITAL LOGIC SIMULATOR	118
	5.1 Design Examples	118
CHAPTER 6	CONCLUSION	138
	6.1 A Few Last Words	138
	BIBLIOGRAPHY	140

LIST OF FIGURES

Figure	Title	Page
1-1	Time Delay Modeling	5
2-1	Two Value Truth Table	11
2-2	Combinational Hazard Detection	12
2-3	Digital Latch With Hazard Example	15
2-4	Oscillating Test Circuit	17
2-5	Don't Care Example	19
3-1	Dual Table Operation	23
3-2	OR Gate Simulation	26
3-3	DLS Table Breakdown	28
3-4	Simulation Tables	30
4-1	Memory Allocation	33
4-2	Command Word Format	36
4-3	Source Program Update Routine	38
4-4	Controller Routine	39
4-5	Command Function Selection Routine	40
4-6	Compiler Function Routine	54
4-7	Sum Function Routine	56
4-8	Prnt Function Routine	57
4-9	Symb Function Routine	58
4-10	Setup Function Routine	61
4-11	Pack Function Routine	62
4-12	Io Function Routine	64
4-13	Exec Function Routine	84
4-14	Updat Function Routine	85
4-15	Gate Simulation Routine	87
4-16	Outp Function Routine	89
5-1	Race Condition Example	118
5-2	Adding a Delay Block	120

Figure	Title	Page
5-3	Another Race Circuit	122
5-4	Full-Adder Circuit	126
5-5	Asynchronous Finite State Machine	131
5-6	Circuit with Race Condition	134

CHAPTER 1

WHY ANOTHER LOGIC SIMULATOR?

1.1 Need for Simulators

The use of computers to assist in the engineering of digital systems is not a new idea. Design automation schemes have been in existence since the first generation computers. The original computer systems were mainly concerned with production logistics such as generating wiring schedules and printed circuit board layouts. The logic design phase was performed manually, using intuition and experience based on the theories of switching circuits. When the MSI and LSI logic components were introduced, the design approach changed radically. The problem was one of sheer complexity. Since digital systems attained such a high level of sophistication, the old conventional design practices proved inadequate to handle these complexities. It therefore became essential to use the computer from the initial design stages.

This is done through the use of the process of simulation, whereby it is possible to model the behavior of a real system either mathematically or functionally.

Experience shows that simulation is one of the most powerful analysis tools available to the designer. It allows the designer to make experimental designs with systems, real or proposed, where it would otherwise be impossible or impractical to do so.

Computer-Aided Design (CAD) programs were written for the purpose of simulating proposed or experimental systems. Using CAD programs, the designer could explore new ideas and techniques. As results are achieved more rapidly, inoperative designs may be eliminated immediately while positive results are open to exploration.

1.2 Levels of Simulation

There are four basic levels at which digital systems can be simulated.¹ The first is known as "System Level," whereby the simulation is used to evaluate the general overall properties of a system. Elements of the system are usually complex devices, and may include buffers, memory modules, arithmetic units, and central processing units. Usually each model is characterized by a set of parameters, such as response time and capacity. System level simulation is primarly used as a means of predicting system performances.

This is followed by the type of simulation known as

¹M. A. Breuer, "Recent Developments in Design Automation," <u>Computer</u>, May/June 1972, pp. 23-35

"Register Transfer Level." At this level data flow is specified at the register level. The simulator operates upon real data, hence the functional design of the system can be evaluated.

The third type of simulation is "Gate Level Simulation." At this level the system is described by a collection of logic gates and their interconnections. Each signal line is restricted primarly to two or three values. Time is usually quantized to the point where one unit of time corresponds to one gate delay time unit.

The final type of simulation is the "Circuit Level." A logic gate circuit may consist of some interconnection of diodes, transistors, and resistors. Here each signal line is not restricted to just two or three values but rather to a quantized interval between two voltages or current levels. In addition time is quantized to a very fine degree. Transitory behavior is usually of primary interest.

Each of the last three levels employs models which are simplifications of those of the preceding level, both in quantitative terms and in terms of behavior. The set of components represented in the circuit level model of a logic gate and the circuit's finite rate of change of state, may be simplified using a gate level model into a single two state element. The state of this element would change instantaneously at discrete time intervals. Simil-

arly sets of gates may be merged together to form elements of a register transfer level model, in which state changes may occur at varing multiples of the basic gate operation time units. Circuit, gate, and register transfer level simulation models represent progressive levels of simplification of an actual system element behavior. This can be viewed as being derived from a direct translation of its electrical characteristics.

A system level simulation model represents a level of simplification of elements of a real system derived by abstraction, rather then by synthesis. Circuit level simulation employs continous time models. This differs fundamentally from those using gate level or register transfer level which employs discrete time models.

1.3 Gate Level Simulation

Digital Logic Simulator (DLS) is a gate level simulation program which can be used for analyzing digital logic designs. When given the initial state and the input sequence the simulator will calculate a state-time map of the logic signals.

Most of the early simulators would model gates as elements having zero induced propagation delay time. $^2\,$ This $\,$

²M. J. Flomenhoft and B. M. Csencsits, "A Minicomputer Based Logic Circuit Fault Simulator," <u>ASM Sigma Newsletter</u>, Vol. 4, No. 3, 1974, pp. 15-19





FIGURE 1-1

implies that the output logic level changes instanteously when the inputs change. An example is shown in Figure 1-1a which depicts a two gate circuit. In a zero delay simulator as the input signal (A) changes from a logic '1' to a logic '0,' the output signal (C) stays constant. This can be seen in Figure 1-1b.

In actuality, this circuit design would have an inherent race condition. One of the two signals being fed into the OR gate will have a propagation delay time longer than the other.

One of the goals for creating DLS was to develop a method of simulation where such hazards could be observed and corrected. DLS has two modes of operation which can show the presence of a race condition. In the first mode, each gate has a single time unit delay before the output changes corresponding to changes of the inputs. Figure 1-1c shows that when the input to the NOT gate changes from a logic '1' to a logic '0' the output signal (B) of the NOT gate is delayed for one time unit before it changes from a logic '0' to a logic '1.' This means that for one time unit both inputs to the OR gate will be at a logic '0' producing a logic '0' on the output. In the next time frame the NOT gate has propagated its signal through the gate producing a logic '1' on one of the inputs of the OR gate which produces a logic '1' on the output.

There is a difference between the simulation of a zero

and a one gate delay circuit simulation. The first simulation had a constant logic '1' on the output where the latter one had a period of time where the output dropped to a logic '0.' In digital circuit design this would be known as a glitch. Using the simulator the designer would be able to see the existence of this hazardous condition and go back to modify the circuit to remove the glitch from the design.

The second mode of DLS uses what is known as a three value simulator.³ Whenever a signal tries to change its logic level, it enters a transition state. This is a third logic state where the state is neither a logic '1' or a logic '0.' it is unknown. Figure 1-1d shows that when the output of the NOT gate tries to change its logic level, it enters the transition state for one time unit. In the next time frame the output goes to the correct logic level. The transition state that the NOT gate produced is passed to the OR gate which produces an unknown output. The output of the OR gate will have two transition states due to the fact that in time frame two both inputs were at a logic '0.' As the output attempts to reach a logic 'O' it is forced into the transition state for one time unit. In the third time frame one of the inputs is in the transition state which keeps the output in the transition state, the glitch.

³J. S. Jephson, R. P. McQuarrie, and R. E. Vogelsberg, "A Three-Value Computer Design Verification System," <u>IBM</u> System Journal, Vol. 8, No. 3, 1969, pp. 178-189

Finally by the fifth time frame all the signals have settled out. When the results are viewed the fact would be noted that the final output had two time units in which the output is unknown. This occurrence creats a condition that is in all probability hazardous to the operation.

1.4 DLS a Microprocessor Based Program

One of the big differences between DLS and other simulators is that it has been implemented on a microprocessor based computer system. Most standard high-level languages, such as Fortran and Basic, are oriented to numerical computations and consequently are extremely inefficient when used for data processing operations. A more efficient approach is achieved through the use of a machine dictated assembly language. Data is usually stored in a tabular or list format. Thus a language capable of setting up data structures in list form that is capable of manipulating the items in the list is required.

DLS was written in assembly language for two reasons. The first is for its ease of handling list structured queues and secondly high-level languages, require large amounts of memory. One of the objectives for writing DLS was to create a system that occupied the smallest amount of memory space, making it possible to run on a small system. Even though assembly languages have the disadvant-

age of being specific to one type of computer, DLS was written for the 8080 microprocessor, an industry standard.

CHAPTER 2

THREE VALUE SIMULATION

2.1 Use of Ternary Algebra

The presence of hazards and races in combinational logic circuits may be detected by using the concept of ternary algebra.¹ In this method a third value 'X' which assumes the value between a logic 'O' and a logic '1' is used to represent unspecified transition periods, initial conditions, oscillations, and don't know states. Basic logic gates can be redefined in terms of ternary functions using logic levels 'O,' '1,' and 'X.' Figure 2-1 shows the truth tables for the basic gates for both two and three logic state simulations.

The using of the three value method allows hazards to be detected that normally go unnoticed in a two value simulation.² Figure 2-2a shows the two value simulation for several gates. When the two inputs change simultan-

¹M. Yoeli and S. Rinon, "Application of Ternary Algebra to the study of Static Hazards," <u>Journal of the</u> <u>Association for Computing Machinery</u>, Vol. 11, 1964, pp.84-97

²J.S. Jephson, R. P. McQuarrie, and R. E. Vogelsberg "A Three-Value Computer Design Verification System," <u>IBM</u> System Journal, Vol.8, No.3, 1969, pp.178-189

	I N 1	I N 2	A N D	N A N D	O R	N O R	E X O R	
ØØ: Ø1: Ø2: Ø3:	Ø Ø 1 1	Ø 1 Ø 1	Ø Ø 1	1 1 1 Ø	Ø 1 1 1	1 Ø Ø	Ø 1 1 Ø	
			(a)				

Three Value Truth Table

	I N 1	I N 2	A N D	N A N D	O R	N O R	E X O R	
ØØ: Ø1: Ø4: Ø56: Ø78	Ø Ø 1 1 X X X	Ø 1 X Ø 1 X Ø 1 X	Ø Ø Ø 1 X Ø X X	1 1 1 Ø X 1 X X	Ø 1 X 1 1 X 1 X X	1 Ø Ø Ø Ø X Ø X Ø X	Ø 1 X 1 Ø X X X X X	-

(b)

Figure 2-1

Two Value Truth Table



Figure 2-2

eously the output stays constant. In three value simulation when a logic level changes state first it must enter the logic 'X' state. Figure 2-2b shows that when both inputs to a gate change at the same time, for one time unit both inputs are unknown. This produces an output which is temporarily unknown. In a larger circuit design this glitch would be passed along to the rest of the circuit which could lead to a possible erroneous final output.

In addition to hazard detection the third logic level may also be used to represent "don't care" input conditions to the circuit. This makes it possible to cut down on the amount of test data required to check a given circuit. For example if it were required to simulate the reset logic of a basic register circuit. Normally this would have to be performed by applying the reset logic to the input repetitively and checking that for every possible combination of input bits the output of the register always goes to a logic 'O.' This would require 2ⁿ simulation runs, where n is the number of bits in the register. By initally setting all of the bits in the register to the logic 'X' state and then simulating the reset logic, it is possible to determine in one simulation run those stages which do not get reset to a logic '0' state.²

²Ibid., pp.179

2.2 Propagation Hazard Example

Figure 2-3a is a logic circuit which was simulated by DLS. The circuit consists of two AND gates and one OR gate. The output of the OR gate is fed back to one of the AND gates to form a type of latch. Figure 2-3b is the printout of the DLS simulation operated in the normal mode. Time frame O shows that when the three inputs are unknown the output is unknown. In time frames 1, 2, 3, 4, and 5 the circuit is put through several different test patterns. A problem occurs when the inputs (INA and INB) change their values from time frame 5 to frame 6. This simultaneous change is detected as a possible hazard to the circuit. Due to the creation of the feedback path in the circuit, the glitch is transferred through the OR gate and then back to one of the inputs. This means that the glitch causes the circuit to settle in the unknown state.

As a verification of the results DLS is rerun using the trace mode this time. Figure 2-3c is the DLS trace mode results. The critical point is time frame 6 where the two inputs change simultaneously. INA changes from a logic '1' to a logic 'X' then to the final logic '0' value. On the other hand INB changes from a logic '0' to a logic 'X' and settles to a logic '1.' For one time unit both inputs to the AND gate are unknown. This glitch is fed into the OR gate which will produce a logic 'X' which feeds

INB ANDA	I I I N N O N N N D D U OUT A B C A B T
INC ANDB (a)	ØØ: X X X X X X ØØ: X X X X X X Ø1: X X X X X X Ø1: X Ø Ø X X X Ø1: X Ø Ø Ø Ø Ø Ø1: X Ø Ø Ø Ø Ø Ø1: X Ø Ø Ø Ø Ø Ø2: X Ø Ø Ø Ø Ø Ø2: 1 X X Ø Ø Ø Ø2: 1 1 1 X Ø Ø Ø2: 1 1 1 0 X
A A I I I N N O N N N D D U A B C A B T	
ØØ: X X X X X X X Ø1: X Ø Ø Ø Ø Ø Ø2: 1 1 1 1 1 1 Ø3: 1 Ø 1 Ø 1 1 Ø4: 1 Ø Ø Ø Ø Ø Ø5: 1 Ø 1 Ø Ø Ø Ø6: Ø 1 1 Ø X X (b)	Ø3: 1 Ø 1 Ø 1 1 Ø3: 1 Ø 1 Ø 1 1 Ø4: 1 Ø 1 Ø 1 1 Ø4: 1 Ø X Ø 1 1 Ø4: 1 Ø Ø Ø Ø X 1 Ø4: 1 Ø Ø Ø Ø Ø Ø4: 1 Ø Ø Ø Ø Ø Ø4: 1 Ø Ø Ø Ø Ø Ø5: 1 Ø Ø Ø Ø Ø Ø5: 1 Ø 1 Ø Ø Ø Ø5: 1 Ø 1 Ø Ø Ø Ø6: 1 Ø 1 1 Ø Ø Ø6: Ø 1 1 X Ø Ø Ø6: Ø 1 1 Ø X X

Digital Latch With Hazard Example

this value back to the AND gate which will the produce an output of a logic 'X.' Even though the first AND gate has by this time finished changing, the original glitch has caused the output of the circuit to become latched in the unknown state.

2.3 Oscillation Error Example

A simple example of an oscillating circuit is expressed in Figure 2-4a. This simple NAND gate has a problem when the input goes to a logic '1,' the output tries to go to a logic '0.' This is then fed back to the other input. Now what happenes is that the output tries to go to the logic '1' state. This circuit works fine with a logic '0' on the input but whenever it goes to any other logic value the output can not find a stable state so it oscillates.

Another example is shown in Figure 2-4b. The two NOR gates are configured to form a R-S Flip Flop. Note from the results that when no initial condition is given and both inputs are at a logic 'O' the output stays unknown. This is due to the fact that DLS assigns a logic 'X' to all gates prior to the start of the simulation. This circuit operates properly up to time frame 7. Here both inputs (R and S) go to a logic '1' producing outputs (Q and QN) at a logic '0.' The outputs are stable except by definition one is supposed to be the complement of the other.





R

S





0 U

Т

- -----

1 1 X X 1 1 X X 1 1 X

I N

Figure 2-4

The problem occurs in this circuit when both inputs now drop from a logic '1' to a logic '0' at the same time. The circuit starts to oscillate which DLS detects in time frame 8.

2.4 Don't Care Example

Figure 2-5 shows a circuit derived from the equation $F=A\overline{B}\overline{C}+A\overline{B}C+AB\overline{C}+AB\overline{C}$, which using Boolean Algebra can be reduced to F=A. To prove this, first DLS is made to run through the nine different possible input combinations. The problem is then rerun, this time setting the values of the eliminated variables to the logic 'X' state. The two simulations produce the identical results. This example was not chosen to show reduction techniques but to show that the logic 'X' state could be used in place of don't care situations which may arise.

Don't Care Example



Figure 2-5

CHAPTER 3

TABLE DRIVEN SIMULATION TECHNIQUES

3.1 Modeling Approach

A fundamental question is how a digital circuit is to represented or modeled by the computer. There are several ways to model a circuit, each have advantages and disadvantages. The method of digital circuit modeling is dependent upon the type of machine being used. Three important factors which must be considered are machine type, word length, and the number or language of the instruction set.

The simulation model is formed from the inputed source language statements which describe the digital circuit. These statements can either be interpreted directly and then executed or compiled into machine code which is executed later. Most of the earlier simulators were either interpretive or executed compiled code.¹ Current simulators however, employ some form of data structure and are table driven.

For compiled code simulators each source statement

¹M. A. Breuer, <u>Digital System Design Automation</u>, California, Computer Science Press, Inc., 1975, pp. 237-242

generates a set of subroutines which perform the logical function required by each specific element. The simulated network is represented in the computer as a series of interconnected subroutines which evaluates the logical function of each element in the order in which they appear in the circuit. Starting at the input gates and proceding through the circuit, outputs of one gate acting as inputs to the succeeding gates until the final output gates are reached. The disadvantage of this approach is that for each element there could be about five to ten instructions required to perform the simulation. For a fairly large circuit the size of the compiled code would require a fair amount of memory. Another problem is that a compiled code is inherently a zero delay simulation and is extremely inflexible as to the extent of the types of different operations which can be performed during simulation.

3.2 Table Driven Simulation Method

In the table driven method, the parameters of each logic element in a circuit is stored in a tabular form.² Each entry consists of such data as logic function, propagation delay, input sources, output values, and output destination. The source language statements are translated

[^]M. A. Breuer, Design Automation of Digital Systems, New Jersey, Prentice-Hall, Inc., 1972, pp. 127-128

into a data structure representing the circuit. During simulation the data structure is operated on by a control program which analyzes the information in the lists in accordance with the simulator command statements to determine the flow of data and logical values in the network.

The interpreter program operates by evaluating all the elements and assessing those subroutines which are required by the program rather than having individual macros for each element. When a large circuit design is simulated the running time of the simulator could become a factor because of the sequential nature of the program and the number of instructions to be executed. In a table driven simulator for a given input pattern only a certain number of the elements will be changing their logic states. A large reduction in computation time is achieved in DLS because only those elements which are supposed to change states are evaluated.

3.3 Dual Table Simulation

DLS contains seven tables but the heart of the program is contingent upon two of the tables. These two tables are known as T1 and T2, contain all the logic levels of the network. Each logic level is stored in one word of memory, in the case of the 8080 microprocessor a word of memory is 8 bits in length. At the beginning of the simulation run

Dual Table Operation







Figure 3-1
both T1 and T2 contain the same information. If no initial condition is given for each element a logic 'X' is automatically assigned to the output of that element.

The simulation is done by taking the inputs from T1, performing the logic function called for and storing the results in T2. For example, Figure 3-1a shows a single two input one output OR gate. In DLS a line of source code to describe the gate is shown by Figure 3-1b. The line tells the interpreter program the type of logic gate, the number of inputs, the input symbols, the output symbol, and any initial condition for the output symbol. The program would translate this line code and assign three words of memory for T1 and T2 for this one element. Each table would have the same logic levels assigned to them at the beginning of the simulation. During the simulation the two input values would be taken from T1, operated upon and stored in the output, located in T2, as can be seen in Figure 3-1c. At this point a comparison is made between the contents in T1 and T2. If the two tables contain the identical information then the simulated circuit is said to have reached a stable state. Disagreement indicates that some of the signals are still being propagated through the circuit.

If only one table existed there would be no way to ascertain whether the network had reached a stable state, since there would be no record of the previous state. Two

tables make it possible to check the stability of the circuit. After all logical operations were performed T1 would contain the n-th state while T2 would contain the n+1 state. When comparing the n-th and n+1 states of the network it can be determined if the network had achieved a stable state.

A clarification of this analysis may be seen in the example shown by Figure 3-2, which is a simulation run of Figure 3-1a. Assume that both inputs (A and B) are at a logic 'O' and the initial condition of the output (C) is also at a logic 'O.' Figure 3-2a shows that at the start of the simulation both T1 and T2 contain the same data. Assume now that one of the inputs (A) is going to change to a logic '1,' but in a three value simulation it must for one time unit be at the transition level 'X.' The 'X' value is substituted into the (A) location in T1 and T2, then the OR operation is performed as seen in Figure 3-2b. A comparison is made between T1 and T2. Since they are not the same the operation is not yet complete, so T2 is copied over into T1. The n+1 state now becomes the n-th state and a new n+1 state must be generated. Now that the input (A) has been in the transition state for the required time it now goes to a logic '1.' Another OR operation is performed as can be seen in Figure 3-2c. Again after the operation T2 is not equal to T1 so it is copied into T1 and again another OR operation is done. This time T1 is



OR Gate Simulation

the same as T2 so the simulation update cycle is complete, all signals have been propagated through and stability in the circuit has been achieved. Using three value simulatior it took two time units to produce the correct output, but it took three time units for the circuit to be considered stable in DLS.

3.4 Table Setups

It is the formation of the other five tables which the translator portion of DLS uses to setup the dual simulation tables. Certain information has to be extracted from the source program and broken down into the different tables. Consider Figure 3-3a which is a two element device. The enclosed area shows the portion of the circuit which will be under test. The lines extending from this area are the test inputs and the test output. Other internal signals can be monitored where applicable. To simulate this circuit using DLS the device is described by English language type statements, shown in Figure 3-3b. The program must be given the test inputs, test output, gate type, and any initial conditions.

The first thing DLS does is to scan for all symbols used in the circuit description. Figure 3-3c shows the creation of the symbol table. Each symbol, which can be up to five characters in length, is stored in the symbol



(b)



Figure 3-3

table along with its corresponding address as seen in tables T1 and T2. The symbol table is very important since all the other tables will access it to determine the locations of the symbols in table T1 and T2.

DLS then looks for certain control words for the formation of the test input table. Once DLS finds the control word, it then scans the rest of the line for symbols whose addresses can be found in the symbol table. DLS completes the operation by storing the input symbol addresses in the input table. In addition a count of the number of test inputs is maintained as shown in Figure 3-3d.

The same procedure is done in determining what points of the circuit the user wants to monitor during simulation. In this case DLS will scan for the print control word. Addresses are extracted from the symbol table and stored in the output table along with the count on the number of outputs, as seen in Figure 3-4a. For both the input and output tables, the addresses assigned are those corresponding to table T1. Since after a simulated network has reached a stable state T1 will contain the same information as T2, there would be no need to access information from T2.

The next two tables to be formed are created simultaneously. DLS scans the program looking for the logic gates. When a gate is found that gate type count will be incremented (Figure 3-4b) and then DLS will create an updating sequence table (Figure 3-4c). The update sequence for any two input

Output Table

(A)
(В)
(C)
(E)

1		Υ.
- {	2	
<u>۱</u>	J.	1

Update Sequence (A) (B) (D)' (D) (C) (E)'

Gate Type Table Gate Type # AND/2 1 OR/21 NAND/2 Ο (b) T1 (A) Х (B) Х (C) Х (D) ø (E) 1 (d) Т2 (A)' Х (B)' Х (C) Х (D)' Ø (E) 1

(ė)

- (c)
- ()-- memory location in T1 table
- ()'-- memory location in T2 table

Figure 3-4

input device would consist of the two inputs to the gate whose addresses are located in table T1, followed by the output, whose address is located in table T2. For logic elements with four inputs and one output, the update sequence table would contain four addresses from T1 and one from T2. It should be noted that prior to simulation all symbols which were not given any initial condition are assigned a logic 'X' to their respective locations. Symbols with assigned initial conditions are inserted in both tables T1 and T2 prior to simulation.

CHAPTER 4

THE DLS PROGRAM

4.1 DLS Program Structure

The DLS simulator was written in a format known as a modular program. There are three distinct modules; controller/editor, compiler, and executor. Each module acts independent of each other but can not operate without the others. Parameters are not passed back and forth between modules but instead the controller will partition off blocks of memory where all the necessary information will reside. These blocks of data or tables have no fixed memory addresses. Also each table does not have any fixed size. Figure 4-1 shows how the memory would be allocated for a given simulation. The object file of DLS occupies the first 4K block of memory. The control program then partitions off the rest for the tables.

The source program which is the topological description in the DLS language is entered into the memory via the editor. As each line of data is taken in and stored in memory, the size of the source program increases. The control program will then alter where the next open source

Memory Allocation



Figure 4-1

program location will be located in memory. If there are alterations in the source program any previously compiled network becomes void. This is because when the source program increases or decreases in size the other table addresses will not be altered, meaning source code information may overlap into the table area.

Once the network description is complete the compiler module will be called upon. The compiler takes the source program and breaks it down into the representing data structure. Once the compiler sets up the tables it is the function of the execution module to perform the simulation. The executer contains a simulation controller which calls upon the user to setup certain simulation parameters. Using these parameters plus the compiled tables the network can now be simulated.

4.2 Source Program Requirements

It is possible to define logic circuits in terms of Boolean equations but impractical for large complex circuits. To reflect the implemented configuration the equations would have to be derived directly from the actual circuit. Such an approach would be rather cumbersome. A better way would be based on an element description.¹ Each element

¹H. J. Kahn and J. W. R. May, "The Use of Logic simulation in the Design of a Large Computer System," The Radio and Electronic Engineer, Vol. 43, No. 8 pp. 497-503

would have its inputs and output uniquely defined, making it easer to define complex compound modules. An element would consist of gate type, number of inputs, and the output. DLS uses this along with another parameter, the initial condition. This helps eliminate transients which would exist when the simulation first begins, since all logic elements which are not given an initial condition are put into the logic 'X' state.

DLS is slightly limited in the types of elements it can presently simulate. Figure 4-2a and 4-2b show the types of elements which DLS can handle. That which is in capitalized letters must be typed by the user, the lower case letters are where the user would put variable names, which can be up to five alphabetic characters in length. The initial condition is optional to the user and can be completely left out.

It is the users responsibility to inform DLS, within the source program, which logic variables are primary inputs and which are monitored outputs. A primary input is a variable whose logic level is not generated internally in the circuit but rather must be supplied externally by the user. They can be considered the test input paths. The monitored output points are those variables which the user wants to view during the simulation. The format for these operations is shown in Figure 4-2c.

The final requirement for DLS to operate is that the

Command Word Format



.AND/4.	in1	,in2	, in3	in4	out,	IC=
.NAND/4.	in1	in2	in3	in4	out	IC=
.OR/4.	in1	,in2	in3	in4	out	IC=
.NOR/4.	in1	in2	in3	, in4	out	IC=
.EXOR/4.	in1	,in2	in3	, in4	out	IC=

(Ъ)

.INPUT. a1,a2,a3,...,a_n .PRINT. bb1,b2,b3,...,b_n (c)

.END.

(d)

Figure 4-2

last line in the program must be as shown in Figure 4-2d. This statement informs the compiler that there is no more source code to be compiled.

4.3 The Controller/Editor

The controller/editor module performs two duties for DLS. Its first task is to interact with the user to determine what action DLS is to perform. The second duty is to edit the source program which the user loads into the computer via a terminal.

The source program is loaded one line at a time. Each line must have a four digit identification as the first four characters. This is simular to the program language Basic. As each line comes in the source program is scanned for where the new line will go. This is done by scanning the source program for the other line indentifiers then comparing it with that of the new line. Figure 4-3 shows the flowchart depicting how the editor goes about placing a new line into memory. What must first be done is to determine if a line with the same number already exists in the source program. If it does it must first be deleted from memory. After that has been determined then the routine finds where the new line goes and puts it there.

Figure 4-4 is the controller routine flowchart. Its



38



Figure 4-4



task is to get a line of information from the user and determine if it is a command or source data. If it is source data and it fits the proper format then the source program update routine will be implemented. If it is a command then the controller will call the command function selector routine. The function selection process is done by simply matching up the contents in the input buffer to some test patterns to determine which function is to be implemented. This process is shown in Figure 4-5.

DLS has six command functions which can be performed. Two of these commands (COMP and EXEC) will pass control over to either the compiler or the execution modules. Three of the remaining four commands are editor orientated. This entails some sort of source program manipulation. The command NEW will reset the source program memory pointers, erasing any previous source program. The command LIST will print all of the source program which had been entered by the user. The command RESEQ will resequence all the line identifiers of the source program in memory. Starting from zero for the first line and working up in steps of ten.

The sixth command FAN can not be called upon until the compiler module has been implemented. FAN will calculate the fanout (the number of connections per logic line) of the simulated network.

4-4 The Controller/Editor Program Listing

,你爸爸看我这个我我在我们的家族的家族家族家族家族家族家族家族家族家族家族家族家族的人名尔尔尔法法法法法法法 :MAIN PROGRAM ; FUNCTION : OUTCH, GETCH, CRLF ;CALLS ; INPUTS : BEGIN, DATA, BUFFR ; OUTFUTS ; START , LENTH : THIS IS THE CONTROLLER AND ; DESCRIPTION :EDITOR PROGRAM. IT PRINTS ÷ : OUT ALL THE NECESARY TITLES ; : AND INTERACTS WITH THE USER ; : TO DETERMINE IF THE USER IS ÷ : INPUTING A STRING OF DATA OR :REQUESTING CERTAIN OPERATIONS ţ : TO TAKE FLACE ÷ ż ; ĵ ; ÷ BEGIN: LXI SP, BEGIN LXI H. DATA ; BEGINNING OF SOURCE PROGRAM SHLD START LXI H, AAZ PRINT OUT THE PROGRAM TITLES AA1; MOV A, M ΓNΧ ----CPI Ō JZ NEW CALL OUTCH J'MF' AA1 AA2: DB ODH; OAH DB OAH, 20H, 20H, 'DIGITAL LOGIC' DB ' SIMULATOR', OAH, OAH, O AA3: CALL CRLF MVI B, 54 ;SETUP AN INFUT BUFFER LXI H, BUFFR AA4: MVI M,20H INX Н DCR В JNZ AA4 MVI A, '; ' CALL OUTCH ; PRINT THE FROMPT MESSAGE LXI H, BUFFR MVΙ B,O AA5: ; INFUT A STRING OF CHARACTERS CALL GETCH CF'I ; TO BE INTERPERATED, CR ENDS A LINE **ODH** 32 AA7 2FT 1.8H ; CONTROL 'X' KILLS THE LINE JZ EAA OPI 7FH THIS BACKSPACES ONE CHARACTER IN JNZ AA6 ; THE STRING MOV A, B

	URA	A	
	JZ	AAG	
	MV1	A,08H	
	LALL	DUICH	
	DCR	B	
	MVI	M+20H	
	LICX	Н	
	JMP'	AA5	
AA6;	MUV	M≠A	;LUAD CHARACTER INTU BUFFER
	INX	H	
	INR	B	
	MUV	A, B	
		65	; BUFFER STRING CAN UNLY BE 64
	JNZ	AAS	; CHARAUTERS IN LENGTH
AAZ;	LXI	H, BUFFR	;START TO INTERPERATE THE STRING
	VUM	A, B	
	STA	LENTH	
	MOV	A, M	
	CPI	101	;TEST TO SEE IF THE LINE STARTS
	JM	AAB	
	CF I	191+1	;WITH A DIGIT WHICH MEANS THE
	JM	LINE	STRING IS DATA TO BE STORED IN
	CPI	'L'	; THE SOURCE PROGRAM
	JΖ	LIST	;JUMF TO LIST ROUTINE
	CPI	'N'	
	JΖ	NEW	;JUMP TO 'NEW' ROUTINE
	CPI	'R'	
	JZ	RESEQ	;JUMP TO 'RESEQUENCE' ROUTINE
	CPI	í Cí	
	JZ	COMF	;JUMP TO THE COMPILER ROUTINE
	CPI	Ϋ́Ε΄	
	JZ	EXEC	;JUMP TO THE EXECUTION ROUTINE
	CPI	· F ·	
	JZ	FAN	;JUMF TO THE FANOUT ROUTINE
AA8;	LXI	H,AA10	; IF NO MATCH EXISTS THEN
AA9;	MOV	A+M	FRINT OUT THE ERROR MESSAGE
	CPI	0	
	JZ	AA3	;THEN TRY AGAIN
	CALL	OUTCH	
	INX	Н	
	JMP	AA9	
AA10:	ΠB	OLH, OAH,	***ERROR**/,0
;			
÷			
;			
;			
÷			
,******	*冰冰冰冰水水水	*********	***************************************
	, FUNETIC	713	+LISI
	/ Unillo		LKLF, UUTCH
	FINEUIS		; NUTHING

;OUTFUTS :NOTHING ; DESCRIPTION LIST PRINTS OUT THE USERS SOURCE FROGRAM FROM MEMORY \$ ÷ ż 2 ŷ ÷ CALL CRLF LIST: ;CALL CARRAGE RETURN AND CRLF CALL ;LINE FEED LHLD NEXT ;LAST BYTE OF SOURCE PROGRAM XCHG LHLD START ; FIRST BYTE OF SOURCE PROGRAM AB1: MOV A+L CMP Ε AB2 JNZ MOV A,H ; TEST TO SEE IF THIS IS THE LAST D CMF' ; BYTE TO BE FRINTED JZ ААЗ AB2: MOV A, M CALL OUTCH ; OUTPUT THE CHARACTER TO THE PRINTER INX Н JMF AB1 ;GET NEXT BYTE ÷ ź ÷ ŷ \$ FUNCTION ; NEW ;CALLS ;NOTHING ; INFUTS :START :NEXT ; OUTPUTS ; DESCRIPTION :NEW CLEARS OUT THE SOURCE ;OLD FROGRAM MEMORY BUFFER ; ; ; ÷ ż CRLF ; FRINT CARRAGE RETURN AND LINE FEED CALL NEW: H+AC2 ; PRINT THE MEMORY PROTECT MESSAGE LXI AC1: MOV A, M CFI Ō AC3. JΖ CALL OUTCH ·INX Н ACI JħI₽ "'CLEAR MEMORY ?',0 AC2: DВ

; GET A CHARACTER FROM THE CONSOLE AC3: GETCH CALL CPI 'N' FOR THE RESPONCE TO THE QUESTION ;N-- DON'T CLEAR THE MEMORY JΖ EAA 141 CF'I ; Y-- CLEAR THE MEMORY AC1-3 ;ANYTHING ELSE TRY ACAIN JNZ LHLD START NEXT SHLD JMF' AA3 ; ÷ ŷ ; \$; FUNCTION :RESEQ ;CALLS :NOTHING ; INFUTS :NEXT, START, WORK ; OUTFUTS :NOTHING : EACH LINE OF SOURCE PROGRAM HAS ; DESCRIPTION : A FOUR DIGIT NUMBER ASSIGNED TO ; : IT, RESEQ WILL RESEQUENCE THE ÷ FOUR DIGITS IN STEPS OF TEN ż : ; ; ÷ ÷ NEXT ; GET THE FIRST AND LAST RESEG: LHLD XCHG ; BYTES OF THE SOURCE PROGRAM LHLD START MVI A, 'O' ;SET THE LINE COUNTER TO ZERO PUSH H H, WORK LXI MVI 8,4 ; STORE THE LINE NUMBER AWAY AE11: MOV M, A Н INX R **DCR** JNZ AD1 203 Η. ; TEST TO SEE IF THIS IS THE LAST AD2: MOV A,L CMP E ;LINE HAS BEEN RESERVENCED JNZ AD3 MOV A,H CMP Γt ; IF ALL DONE RETURN TO CONTROLLER JΖ EAA ; SCAN FOR THE BEGINNING OF A LINE AD3: MOV A, M INX Н CPIOAH AD2 JNZ FUGH D

	MVI	8,4	
	LXI	D, WORK	;RESEQUENCE THIS LINE
AD4:	LEIAX	D	
	MOV	M, A	; UPDATE RESEQUENCE COUNTER
	INX	Γι	
	INX	14	
	DCR	В	
	JNZ	AD4	
	MVI	8,3	
AD5:	ncx	ם	
	TIC X	 1	
	LDAX	D	
	INF	A	
	CPI	191+1	; COUNTER IS A DECMIAL COUNT
	JP	AD7	
	STAX	D	
AD6:	F'OF'	ם	
	JMF	ADG	
ΑΓ17 :	MVT	A, 'O'	
	STAX	D	
	DCR	B	
	JNZ	AD5	
	JMF'	AEI6	
÷			
÷			
÷			
Ŧ			
;			
; * * * * * *	*******	******	*****
	; FUNCTI	ION	LINE
	; CALLS		; EXIST, FIND, OPEN, TRANS
	; INPUTS	5	: BUFFR, LENTH
	; OUTPUT	rs	NOTHING
	; DESCRI	[PTION	LINE IS THE ROUTINE WHICH
	;		TAKES THE INPUT DATA STRING
	;		WHICH IS TEMPORALLY IN A DATA
	÷		BUFFER AND MOVES IT TO ITS'
	;		PROPER LOCATION IN THE
	÷		SOURCE PROGRAM
;*****	******	****	****
;			
4 7			
;			
ż			
;			
LINE:	LXI	H, BUFFR	+1
	MVI	в, Э	; TEST TO MAKE SURE THAT THE
AE1:	MOV	A, M	;LINE IN THE BUFFER HAS A
	CPI	′ O ′	FOUR DIGIT IDENTIFIER ON IT
	JM	AAB	
	CPI	191+1	

.

JP AA8 INX Н DCR B JNZ AE1 EXIST ;SEE IF THE LINE EXISTS ALREADY CALL ; IF IT DOES DESTROY THAT LINE LENTH LIA CPI 3 JM . AA3 FIND WHERE THE LINE SHOULD GO CALL FIND CALL OPEN FOPEN A SPACE FOR THE LINE CALL TRANS ; MOVE BUFFER INTO SOURCE MEMORY JMP EAA ÷ ź ŷ ź ; ; FUNCTION :EXIST :NOTHING ;CALLS ; INPUTS :NEXT, START, BUFFR ; OUTPUTS ;NEXT ; DESCRIFTION :EXIST EXAMINES THE FOUR DIGIT : IDENTIFIERS IN THE TEMPORY -BUFFER AND SEARCHES THROUGH THE ź SOURCE FROGRAM TO SEE IF A LINE \$:WITH THE SAME NUMBER EXISTS. IF : IT DOES THAT LINE WILL BE DESTROYED ÷ ź ÷ î ; EXIST: LHLD NEXT ;LOAD THE PARAMETERS OF THE XCHG ; SOURCE PROGRAM LHLD START ; TEST TO SEE IF A COMPLETE AC1: MOV A+L CMP E ; SEARCH HAS BEEN MADE AG2 JNZ MOV A+H CMP' Ľ JNZ AG2 RET ;LINE NOT FOUND AG2: MOV A,M INX Н CFI FIND THE BEGINNING OF A LINE 0AH JNZ AG1 PUSH D PUSH Н MVI D_{14}

403.	LXI	B, BUFFR	;LOAD THE FOUR DIGITS FROM BUFFER
n60;	CMP	D M	COMPARE WITH THE IDENTIFIER
	.17	AG4	IN THE SOURCE PROCEAN
	PDP	но.	A THE OCOUPE I MOONAN
	POP	n	
	JMF	AG1	
AG4:	INX.	R	
	TNX	Ĥ	
	DCR	D	
	JNZ	AG3	
	POP	14	
	POP	D.	
	DCX	Н	
	DCX	H	
	PUSH	D	
	F'OF'	В	
	PUSH	Н	
	F'OF'	D	
	INX	D	
AG5:	LDAX	D	
	CPI	ODH	
	ĴZ	AG6	
	INX	L	
	MUV	A, LI	
		8	THE LINE IS FUUND IN BE
		AGO A.E	FIRE LADI LINE IN MEMORY IREN
	MDV MP	n) L	PERIMINE OF THE IN THE
	JN7		JEGINAING DI INIO ENAL
	SHLD	NEXT	
	RFT	1 1 4 4 7 1 3	
AG6:	LDAX	D	
	MOV	M, A	;LINE HAS BEEN FOUND DESTROY IT
	INX	D	
	INX	Н	
	MOV	A, D	; TRANSFER THE REST OF THE
	CMP	В	; MEMORY BLOCK TO CLOSE THE
	JNZ	AG6	; AREA WHERE THE OLD LINE WAS
	MOV	A,E	
	CMF'	C	
	JNZ	AG6	
	SHLU	NEXT	REUALCULATED NEXT BYTE ADDRESS
	RET		
7			
У 			
7 *			
, Ì			
; * * * * * * * *	******	****	***************************************
	FUNCTIC	IN	: TRANS

¥

	;CALLS ;INFUTS ;OUTFUTS ;DESCRIFTION ; ;		:NOTHING :BUFFR,WORK :NOTHING :TRANS WILL TRANSFER THE INPUT :DATA STRING WHICH RESIDES IN :THE TEMPORY BUFFER,TO THE :SOURCE FROGRAM MEMORY
; * * * * * * * ; ; ;	*****	***	************************************
TKANS:	LXI LHLD MVI INX	D,BUFFF WORK M,ODH H	R ;BEGINNING OF THE BUFFER ;WHERE IN MEMORY IT WILL GO
AE 1 .	MVI INX MVI	M,0AH H B,64	;ATTACH THE LEADER CHARACTERS
	MOV INX INX DCR JNZ RET	M,A H D B AF1	;TRANSFER THE BUFFER OVER ;TO SOURCE MEMORY
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;			
, ;******	*****	********	****
Ŷ	; FUNCT	ION	FIND
	+ UALLS	<u>ح:</u>	NUTHING NEXT. START. RHEER
	; OUTPU	TS	:WORK
	;DESCR. ; ; ;	IPTION	FIND ROUTINE SEARCHES THROUGH MEMORY TO FIND THE ADDRESS WITHIN THE SOURCE PROGRAM WHERE THE NEW LINE OF DATA COES
; * * * * * * *	****	*********	***************************************
, ; ;			
FIND:	LHLD XCHG	NEXT	;LOAD THE SOURCE PROGRAM PARAMETERS
AH1:	LНLU МОУ	START A,L	CONDUCT A MEMORY SEARCH

.

	CMF JNZ MOV CMP JNZ XCHG	E AH2 A+H D AH2	
	SHLD RET	WORK	
AH2:	MOV INX	A,M H	
	CPI JNZ FUSH PUSH MVI	0AH AH1 D H D/4	;TO FIND THE BEGINNING OF A LINE
AH3:	LXI LDAX	B, BUFFR	; COMPARE THE FOUR DIGIT INDENTIFIERS ; TO DETERMINE IF THE LINE IN THE
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	CMP JM JZ POP POP	M AH5 AH4 H D AH1	; BUFFER SHOULD GO BEFORE THIS ;LINE IN MEMORY
AH4;	INX INX DCR	B H D	
AH5;	JNZ POP DCX DCX FOP	АНЗ Н Н Н D	;NOT THIS LINE MOVE ON TO ;NEXT LINE
	SHLD RET	WORK	FOUND WHERE IT SHOULD GO
; ; ; ;			
; * * * * * * * *	****	*****	***************************************
	;FUNCTIC ;CALLS ;INFUTS ;OUTPUTS ;DESCRIP ; ;	IN TION	: OPEN :NOTHING :NEXT, WORK :NEXT :OPEN IS THE ROUTINE WHICH :OPENS A 66 BYTE STRING IN :THE SOURCE PROGRAM TO MAKE :ROOM FOR THE INCERTION
; * * * * * * * *	; *********	¥¥¥¥¥¥¥	*UF THE NEW LINE UF DATA ***********************************
; ;			

; ;			
OP'EN:	LHLD	NEXT	;GET THE LAST BYTE OF DATA
	LHLD PUSH POP DCX LXI	WORK H B H,66 D	;THIS IS WHERE THE DATA INCERTION ;WILL TAKE PLACE
AI1;	SHLD MOV CMP JNZ MOV CMP RZ	NEXT A,D B AI2 A,E C	;MOVE THE LAST BYTE OF DATA ;66 bytes lower
AI2:	LDAX MOV DCX DCX JMP	D M,A D H AI1	;MOVE THE BLOCK OF DATA FROM ;THE POINT WHERE THE INCERTED ;LINE WILL GO TO THE LAST ;LINE,DOWN TO THE NEW NEXT LOCATION
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	·		
;*****	:****** ; FUNCT ; CALLS ; INPUT ; DUTFU ; DESCR ;	ION S ITS IPTION	**************************************
• ****	* * * * * * * * * * * * * * * * * * *	***	IN THE NETWORK FOR COMPUTING THE FANOUT OF EACH LOGIC LEVEL
; * * * * * * * ; ; ; ;	~ <i>x X X X K K K</i>	x X X X X X X X X	~ * * * * * * * * * * * * * * * * * * *
FAN:	CALL CALL LHLD	CRLF CRLF SYMBS	START OF CUMPOL TARE
AJ0: AJ1:	MVI MOV	E), 5 A, M	GET A SYMBOL

	CPI JZ CPI JNZ	'@' AA3 0 \$+5	;END OF SYMBOL TABLE INDICATOR
	MVI CALL INX DCR JNZ MVI CALL MOV INX MOV INX PUSH	A,20H OUTCH H D AJ1 A,';' OUTCH C,M H B,M H H	;PRINT THE SYMBOL
	MVI STA LHLD XCHG	A,O WORK SIMTE	;STORE THE ADDRESS OF THE SYMBOL ;FROM T1 TABLE IN THE WORK REGISTER
A. T.O	LHLD	SIMTS	;LOAD SIMULATION TABLE
Au∠;	MUV CMP JNZ MOV CMP JNZ POP	A,H D AJ3 A,L E AJ3 H	;SYMBOL TABLE SEARCH
	LDA CALL CALL INX INX	WORK FRBYT CRLF H H	;SEARCH DONE FRINT THE RESULTS ;OF HOW MANY TIMES THAT ;SYMBOL IS USED
÷ELA	JMP MOV INX CMF	AJO A≁M H C	; MUVE UN TU NEXT SYMBUL
	JZ INX JMP	AJ4 H AJ2	;MAKE THE ADDRESS COMPARISON
AJ4;	MOV INX CMF JNZ LDA	A→M H B AJ2 WORK	
	AÐI DAA STA JMP	1 WORK AJ2	;EACH TIME A MATCH EXISTS ;ADD ONE TO ITS FANOUT COUNT

.

4.5 The DLS Compiler

The routines which form the compiler portion of the simulator are the heart of DLS. The compiler module can be broken down into six sub-modules and it is the task of these sub-modules to create the various tables which drive the simulator.

Once the source program has been entered into memory via the controler/editor, the user issues the proper command word (COMP) which initates the execution of the compiler. The DLS compiler is unlike the standard meaning of a compiler, where the source program is broken down into another form of a program which is more easly understood by the computer. The DLS compiler does not work this way. It makes several passes over the source program extracting different pieces of information as it goes along.

Memory is partitioned off by the compiler for the formation of the tables where the extracted information will reside. For example the compiler has to know how many symbols the source program uses. This determines the size of the tables T1 and T2. The compiler must also know how many of each logic gate from the gate library are being called upon. This determines the size of the simulation update sequence tables and so on.

In the style of modular programming the compiler routine is simply a controller. Figure 4-6 is the flow-





Figure 4-6

chart of the compiler routine. It performs the duty of directing the flow of the program through several routines. The six routines called upon are: SUM,PRNT,SYMB,PACK,IO,SETUP. Each of these sub-modules may have several sub-sub-modules which will be called upon.

The SUM routine is assigned the task of determining how many of each type of logic gate are going to be used in the simulation. Figure 4-7 is the flowchart for this routine. There are ten types of logic gates which can be implemented by DLS. The SUM routine sets up the table which will keep track of the gate count. The routine will terminate when the end control word is encountered.

The PRNT routine does not extract any information from the source program but rather aids in error detection. PRNT prints out the source program listing along with the gate count table. The user can readily determine if all the logic gates were accounted for in the compiling. Figure 4-8 shows the flowchart for this routine.

The SYMB routine performs a major task. It scans through the source program picking out all the different symbols being used. The routine must be able to distinguish between a symbol and some other type of information. Figure 4-9 has the flowchart of this routine. To determine what is what the routine first looks for a line containing a control word. Once this has been determined and the proper lines found, SYMB will proceed with its function.



Sum Function

Figure 4-7



Prnt Function Routine

Figure 4-8



Figure 4-9



Figure 4-9
As each symbol is encountered it is run through a test to see if it already exists in the symbol table. If it is in the table the routine will move on to the next symbol. If not then this new symbol will be loaded into the table along with room for the two simulation table addresses to be assigned later. These addresses will be found once tables T1 and T2 are formed.

Once all the symbols have been found the next two tables can be formed. This is done by the SETUP routine, Figure 4-10. A count of the number of symbols used was kept by the last routine. The size of the two tables depends upon the number of symbols. After the beginning and end addresses of T1 and T2 are determined SETUP will go back and assign each symbol in the symbol table addresses to T1 and T2.

Now that each symbol has a place in both simulation tables and both tables have been formed, what is left is to make an update sequence. This is accomplished by the PACK routine. What this routine does is to search through the source program looking for logic gates. Each gate definition contains information related to the number of inputs. PACK then looks for the input symbols and the output symbol and gets their addresses from tables T1 and T2. It then assigns these addresses to the update sequence table. A two input gate has two locations in T1 and its output located in T2. For a four input type gate





The size of T1&T2 =2+(#ofsymbols) locations

Figure 4-10



Figure 4-11









Figure 4-12

four of its locations are in T1 and its output is in T2. Figure 4-11 shows the flowchart for this routine.

The final sub-module of the compiler is the IO routine. It has the task of determining which variables are primary inputs and which are monitored outputs. Figure 4-12 shows this routine. This task is done by scanning through the source program looking for either INPUT or PRINT command words. When one of these is encountered each symbol which follows, along with its address of where in T1 it is located is stored in either table INP(input) or OUTP(output) depending on which command word was encountered. Once all the inputs and outputs have been stored away the compiling is complete. Control will now be passes back to the controller/editor where errors can be corrected or execution of the compiled program can take place.

4.6 The Compiler Program Listing

FUNCTION : COMP · ;CALLS ; SUM, PRNT, SYMB, SETUP, PACK, IO ; INPUTS :NOTHING ; OUTPUTS :NOTHING : COMP IS THE COMPILER ROUTINE ; DESCRIPTION : OF DLS. THE FUNCTION OF COMP : IS TO DIRECT THE IMPLIMENT-÷ :ATION OF THE COMPILER. THERE :ARE SIX STAGES IN THIS COMPILER : AND COMP ACTS AS THE CONTROLLER : IT CALLS UPON THE NECESSARY : ROUTINES TO BREAKDOWN THE ź :SOURCE FROGRAM, * ; ; ÷ ÷ COMP: CALL. SUM ; GET THE GATE TYPE COUNT PRNT CALL ; PRINT NETWORK PLUS GATE COUNT CALL SYMB ;ASSIGN LOCATIONS TO SYMBOLS CALL SETUP ; SETUP SIMULATION TABLES PACK CALL FUT THE INFORMATION IN TABLES CALL IO ;SETUP PRIMARY INPUT & OUTPUT JMF' 6AA ; GO BACK TO EDITOR ÷ ; ÷ ; ; FUNCTION : SUM ;CALLS : FNDP , FNDCH , FNDS ; INPUTS :START, WORK ; OUTFUTS : WORK SUM HAS THE TASK OF DETERM-; DESCRIPTION : INING HOW MANY OF THE POSSIBLE ; ELEVEN TYPES OF GATES ARE IN ÷ : THE NETWORK, CERTAIN CHARACTERS : ARE USED TO KEYOFF THE HOUTINE. ; FNDP- FINDS DECIMAL POINTS; ; :FNDCH- FINDS AN ALPHABETIC ŷ : CHARACTER. ÷ *** ŷ ; ; ; ;

SUM:	MVI Sta	A,11 WORK	;COUNT OF GATE TYPES
	LXI	H.NA2	; GATE COUNT TABLE
BAO:	MVI	M+O	; INILIZATION OF TABLE
	INX	Н	
	DCR	A	
	JN7	BAO	
	LXI	B. NAZ	; GATE TYPES ARE DETERMINED BY
	LXI	D.BA5	A STRING COMPARISON TO THE
BA1:	LHLD	START	SOURCE PROGRAM
842.	CALL	ENDP	100K FOR DECIMAL POINT
		BAd	THE CONTEGI LIDED
	CALL		· CET EIRST CHARACTER
	CALL	E INLIGHT	ABEL FINDI CHANALIEN
		D D	
		L) M	· DAMENEE TA TECT PTEINC
			NOT FOUND CONTINUE SCAN
		DAG	ANDI POUND CONTINUE SLAN
-		n	
	INX	IJ	; NEXT CHARACTER
	LUAX	L	
	CMP	M	; CUMPARE NEXT CHARAUTER
	JNZ	EA3	; IF NO MATCH TRY AGAIN
	CALL	FNDS	;STILL GOOD FIND SLACH
	INX	D	
	LDAX	D	
	CMP	М	;COMPARE # OF INPUTS
	JNZ	BAB	; NOT THE SAME KEEP LODKING
	CALL	FNDF	FIND END OF CONTROL WORD
	POP	D	
	LEIAX	В	; GATE COUNT
	INR	A	; INCREMENT COUNT
	STAX	В	; SAVE THE NEW COUNT
	JMP	BA2	;LOOK FOR ANOTHER ONE
BA3:	FOF	D	
	CALL	FNDP	;NO GOOD LOOK FOR NEXT ONE
	JMF	FA2	
BA4:	INX	D	;NEXT TYPE OF GATE
	INX	D	
	INX	D	
	INX	В	
	LDA	WORK	;GATE COUNT
	DCR	A	;ONE LESS GATE TO LOOK FOR
	STA	WORK	
	CPI	0	
	JNZ	BA1	;ARE ALL GATES DONE
	RET		
BA5;	DВ	1NA21	;STRING COMPARSON DATA
	DB	'NA4ANZ	AN4DR20R41
	DВ	1 NO2NO4	EX2EX4JKF'

- ; ;

÷ ÷ \$ FUNCTION ; FRNT ; CALLS : CRLF, OUTCH, PRBYT ; INPUTS :START, NEXT ; OUTFUTS :NOTHING FRNT DOES TWO THINGS ; DESCRIFTION FIRST FOR DOCUMENTATION ; : IT WILL FRINT THE NETWORK ÷ : FROGRAM, THEN IT WILL FRINT ŷ : THE GATE COUNT , THIS WILL ÷ HELP TO CONFERM THAT THE ÷ **; PROPER NETWORK HAS BEEN** ÷ ; :COMPILED ÷ ţ ; ĵ ÷ PRNT: MVI Β,5 BB1: CALL CRLF ; CLEAR SCREEN DCR B JNZ 8B1 LXI H+AA2 FRINT DLS TITLES BB2: MOV A, M INX Н CPI 0 JΖ BB3 OUTCH CALL JMP BB2 883; 8,5 MVI B84: CRLF CALL **DCR** В RR4 JNZ LHLD NEXT ;LOAD IN SOURCE PROGRAM XCHG LHLD START FARAMETERS B85; MOV A+L CMP ; RUN A TEST TO DETERMINE WHEN Ε ; THE SOURCE DATA BLOCK HAS BEEN JNZ B86 MOV A,H ; PRINTED OUT CMP П JZ 887 BB6; MOV A,M INX H CALL OUTCH CPI OAH C.IZ BB5

	INX INX INX INX JMP	Н Н Н 885	STRIP OFF THE FOUR DIGIT LINE INDENTIFIERS
BB7: BB3:	MVI CALL DCR JNZ	B,5 CRLF B BB8	
BB9:	LXI LXI LDAX	H;NA2 B;B812 B	;LOAD GATE TYPE COUNT ;GET GATE TITLE TO MATCH
	CPI RZ CPI JNZ INX MVI MOV INR	'!' BB11 B A,99H E,M E	; INDICATES END OF ROUTINE ; IF FOUND IN FRINT CYCLE ; INDICATES END OF THAT GATE TYPE
BE10;	ADI DAA DCR JNZ	H 1 E BB10	;CONVERTS HEX TO DECIMAL
	CALL DCR RZ	PRBYT D	FRINT THAT GATE COUNT
	CALL JMF	CRLF BB9	; MOVE ON TO NEXT GATE TYPE
8811;	CALL INX JMP	OUTCH B BB9	FRINT GATE TITLE
BB12:	DB DB	'NAN' 'D/2=?N	IAND/4=?AND/2 =?AND/4 =?OR/2 =?'
; ; ;	DB	'OR/4	=?NOR/2 =?NOR/4 =?EXOR/2=?EXOR/4=?!'
; ; * * * * * * *	******	*****	******
	; FUNCTI ; CALLS ; INPUTS ; OUTPUT ; BESCRI ; ; ;	ION 5 IS IPTION	:SYMB :FNDP,SYEX,SYST :NEXT,START :SYMBS,SYMBE,NUMB :SYMB SCANS THROUGH THE SOURCE :FROGRAM AND FINDS A SYMBOL. :IT THEN LOOKS TO SEE IF IT :ALREADY IS IN THE SYMBOL :TABLE,IF IT IS THEN NOTHING

: IS DONE. IF IT IS NOT THEN 10.01 : THE SYMBOL WILL BE PUT INTO 4 : THE TABLE, . , , ; . ź ĵ ż SYMB: NEXT ;LOAD END OF SOURCE PROGRAM LHLD M, '@' MVI INX Н SHLD SYMBS ; SETUP THE DEMENSIONS OF SYMBE SHLD ; THE SYMBOL TABLE LXI H+O SHLD NUMB ; COUNT OF THE # OF SYMBOLS ; START SYMBOL SEARCH LHLD START BC1: CALL ENDE RNC FNDP CALL BC 2: MOV ; FIND OUT IF THE FIRST A, M ; CHARACTER IS A SYMBOL DR INX Н CPI ; A CONTROL CHARACTER 0DH BC1 JΖ CPI '@' RZ CPI 'A' JM **BC2** 'Z'+1 CPI JP BC2 DCX Н CALL SYEX ;SEE IF SYMBOL ALREADY EXISTS JC BC2 ; IF FOUND MOVE ONTO NEXT SYMBOL ; PUT NEW SYMBOLS INTO TABLE CALL SYST JMP BC2 ; î ; ; ; **** ; FUNCTION ;SYEX / CALLS :NOTHING :SYMBE, SYMBS, CARRY FLAG **JINPUTS** ; OUTPUTS : WORK SYEX SEARCHES THROUGH THE ; DESCRIPTION SYMBOL TABLE TO DETERMINE ; ; IF A GIVEN SYMBOL ALREADY ź :EXISTS IN THE TABLE, IF IT ì : DOES THEN IT WILL STORE ; : THE ADDRESS OF THE SYMBOL ž

Ì : IN WORK AND SET THE CARRY \$ FLAG, IF NO MATCH THEN THE 3 :CARRY FLAG WILL BE RESET ż Å, ÷ ź \$ SYEX: FUSH Н POP В LHLD SYMBE ; END OF SYMBOL TABLE XCHG LHLD SYMBS ; BEGINNING OF SYMBOL TABLE BD1; MOV A,L CMP Ε BD2 ; TEST TO SEE IF THE WHOLE JNZ MOV A,H ; TABLE HAS BEEN SCANED CMP D JNZ BD2 FUSH В FOP Н STC CMC ;ND FIND RESET CARRY FLAG RET BD2+ FUSH D PUSH В PUSH Н MUT D, 5; SYMBOLS ARE 5 CHARACTERS LONG B[13: MOV ;GET THE FIRST CHARACTER A, M CPI ; TEST TO SEE IF SYMBOL IS LESS 0 JΖ BD7 ; THEN 5 CHARACTERS LDAX 8 CMP Μ ; COMPARE TO SYMBOL IN TABLE INX В INX Н JNZ BD8 ;NO SYMBOL MATCH GET DCR D ;NEXT SYMBOL FROM TABLE JNZ 803 B[14: FOP n ; A POSSIBLE MATCH SO FAR FOP D POP D PUSH В MOV A, M ; ALL CHARACTERS MUST MATCH CPI 0 JNZ \$+7 INX Н JNP BD4+4 <u>e</u>, 1.9 WORK ; STORE ADDRESS OF SYMEOL PC, Н 805; 1.62 A, M

	CPI JM CPI JP INX	'A' BD6 'Z'+1 BD6 H BD5	
BI16;	STC		SYMBOL FOUND SET CARRY
BEI7;	LDAX CPI JM CPI	B 'A' BD4 'Z'+1 BD4	
808;	POP LXI DAD POP FOF	H B,9 B D	;MOVE SYMBOL POINTER TO ;NEXT SYMBOL 9 CHARACTERS AWAY
÷ ; ; ;	JMP	BD1	;CONTINUE SCAN
;****	******** ; FUNCT ; CALLS ; INPUT ; OUTFL ; DESCR ; ; ; ; ;	******* ION S ITS IFTION	**************************************
; * * * * * * * ; ; ; ;	****	****	*****
SYST:	FUSH POP LHLD MVI LDAX	H B Symbe D,5 B	;LATE SYMBOL TABLE ADDRESS ;5 CHARACTERS TO BE PUT INTO TABLE
• مر سن س	CPI JH CFI JP	- /A/ BE3 /Z/+1 BE3	

	MOV INX	M, A H	; MOVE A CHARACTER INTO TABLE
	DCR JNZ	B D BE1	:NEXT CHARACTER
BE2:	INX INX INX	H H H	;LEAVE 4 BYTES OPEN ;FOR THE ADDRESSES
	SHLD	SYMBE NUMB	;NEW END OF SYMBOL TABLE
	INX SHLD PUSH POP BET	H NUMB B H	; INCREMENT SYMBOL COUNT
BE3;	MVI INX DCR JNZ JMP	M,0 H D BE3 BE2	;FACK A SYMBOL WITH NULL ;CHARACTERS WHEN IT IS LESS ;5 CHARACTERS IN LENGTH
; ; ;			
, ; * * * * * * *	******	******	******
	FUNCTI	DN	:SETUF
	; UALLS ; INPUTS		;NUTHING :SYMBE,NUMB,TIS,T2S,SYMES
	;		; T1E, T2E
	; OUTFUT	S	: T1S, T1E, T2S, T2E
	; DELRIP	TIUN	THE SETUP RUUTINE WILL UREAT
	;		AND T2, ONCE THESE TABLES ARE
	\$:MADE THEN SETUP WILL GO BACK
	7 \$		FACH SYMBOL A LOCATION IN TI
	÷		AND T2
;*****	****	*******	***************************************
y ; ;			
	1 1.11 m	CVMDE	
SEIUF;	MVI	M, 'B'	; PUT AN END MARKER ON
	INX SHLD	H T1S	;THE SYMBOL TABLE ;START OF T1 TABLE
	XCHG LHLD	NUMB	THE NUMBER OF BYTES FOR 11

	INX INX PUSH DAD	H H H D	
	SHLD INX	T1E H	; THE END OF T1 TABLE
	SHLD POP DAD	T2S D	;START OF T2 TABLE
	SHLD LHLD PUSH PDP LHLD XCHG	T2E T1S H B T2S	;THE END OF T2 TABLE ;START TO ASSIGN EACH ;SYMBOL AN ADDRESS IN T1 & T2
DE1.	MVI	H+2	
Dr 1 ;			; AND T2 ARE FOR CONSTANTS
852.	LHLD	SYMBS	;START OF SYMBOL TABLE
	XCHG LHLD MOV CMP JNZ MOV CMP JNZ FOF JMP	SYMBE A,E L BF3 A,D H BF3 D BF4	
BF3:	XCHG LXI DAD POP MOV INX MOV INX INX	D,5 D M,C H M,B B H	;FIND A SYMBOL AND ;SKIP OVER THE SYMBOL TO ;GET TO WHERE THE ADDRESS DATA ;SHOULD GO ;B,C(CONTAINS T1 ADDRESS
	MUV INX MOV INX INX	п, E H M, D D H	; L, L(CUNTAINS T2 ADDRESS
BF4:	JMP LHLD FUSH POP LHLD	BF2 T1E H B T1S	;GET NEXT SYMBOL ;INILIZE ALL CONTENTS TO X LOGI

С

BF5: MOV A,L CMP С JNZ BF6 MOV A, H CMP В RZ A, 'X' BF6: MVI ; MOVE IT TO T1 TABLE MOY M, A INX Н JMP BF5 ŷ Ĵ ŷ ż ÷ ***** ; FUNCTION : PACK ; CALLS :FNDP, FNDCH, SYEX ; INPUTS ;SIMTE, START, WORK, T1S, T2E ; OUTFUTS :SIMTS,SIMTE ; DESCRIPTION : FACK ROUTINE SCANS THROUGH : THE SOURCE PROGRAM LOOGING ŷ FOR ALL THE GATES THEN LOADS ŷ : THE SIMULATION UPDATE SEQUENCE ź : TABLE WITH THE PROPER T1 AND ż :T2 ADDRESSES, THE UPDATE ż SEQUENCE TABLE PERFORMS THE ŷ ; ACTUAL NETWORK SIMULATION, ÷ \$ **** ŷ ŷ ÷ ÷ î T2E ;END OF TABLE T2 PACK: LHLD INX Н ; PARAMETERS OF UPDATE SEQUENCE SIMTS SHLD ;SIMULATION TABLE SHLD SIMTE B, BG16 ; COMPARISON STRING LXI START ; SOURCE FROGRAM LHLD ;FIRST SCAN FOR ALL TWO MVI A, 2 ; INFUT TYPE GATES STA WORK+2 PUSH В ; GET KEY CHARACTER BG1: CALL FNDP JNC BG5 ; GET A CHARACTER AND COMPARE FNDCH CALL ; IT TO THE TEST PATTERN STRING LDAX BG2: В ; KEY TO SWITCH TO 4 INFUT TYPES 171 CPI JΖ BG4 ; END OF TEST PATTERNS ′ ¥ ′ CPI JZ BG5

	CPI J7	',' BCB	; TEST END OF ALPHABETIC STRING
	CPI	· ! ·	;COMPARE # OF INPUTS NOW
	CMP	M	COMPARE STRING TO MEMORY
	JZ POP	BG7 B	; SU LETS GO :TESTS FAILED TRY NEXT DATE TYPE
	PUSH	B	
	CALL	FNDP	
863.	CALI	EG1 ENTIS	CET SOURCE CATE # DE INDUTS
2004	INX	B	JOLI DOURCE GAIE « Dr INFUIS
	JMP	BG2	;GO BACK FOR COMPARISON
BG4:	POP	В	
	INX	B	
	PUSH	B	
	MV1 CTA		SWITCH IU 4 INFUT GATE TYPES
	JMP	BC2	FESTART SCAN
BG5;	LHLD	START	
	FOF	В	
BG6:	LDAX	В	
	INX	B	
		、	; ALL DUNE RETURN
	CRI		NEYT CATE TYPE INDICATOR
	JNZ	, BG6	SHEAT BALL THE INDICATOR
	PUSH	В	
	JMF'	BG1	
BG7;	INX	B	;ONCE THE GATE IS FOUND TO
		H	MATCH THEN THE INFUT AND
BCA.		802 802	ARE INADED INTO THE HERATE
aures un s	MOV	B, A	SEQUENCE TABLE
	CALL	FNDP	
BG9;	MOV	A, M	
	CPI	11	; A LOGIC ONE CONSTANT
	JZ	BG14	
	LF1 .17	BRIA	FA LUGIC ZERU CUNSTANI
	CPI	'A'	
	JМ	BG10-4	
	CPI	′Z′+1	
	JM	BG10	; SYMBOLS ARE FOUND AND THERE
		H Gro	FAULIRESSES ARE FUT INTU THE TABLE
BG10:	FUSH	B	
	CALL	SYEX	;GET THE SYMBOL ADORESS
	XCHG		
	LHLD	WORK	
	XCHG		

	POP MOV CPI	B A,B O	TEST TO SEE IF ALL SYMBOLS
BG11:	JZ PUSH DCR	BG12 H B	FOR THAT GATE WERE DONE
	LHLD	SIMTE	;LOAD END OF TABLE
	LDAX	D	; MOVE THE NEW SEQUENCE
	MOV	M, A	; INTO THE TABLE
	INX	Γı	
	INX	Н	
	LDAX	Γı	
	MOV	M, A	
	INX	H	
	SHLD	SIMTE	;NEW END OF TABLE
	PUP	н	
		AFB	
		UFFM RCQ	
	POP	pG 7	
	PUSH	B	
	MOV	Ã, M	
	INX	Н	
	CPI	ODH	; SCAN FOR END OF LINE
	JZ	BG1	
	CPI	101	;SCAN FOR INITIAL CONDITIONS
	JZ	\$+8	
	CFI	·1 ·	
	JNZ	\$-14	
	PUSH	H	
	PUSH		
	LHLL	WURK	; AUDRESSES UF WHERE INITIAL
			CONDITIONS GD
	MOU	D. M	
	STAX	n	
	POP	D	
	POP	Н	
	JMP	BG1	
BG12:	INX	Γı	
	INX	D	
	JMP	BG11	
BG13;	LXI	D,T1S	; ADDRESS OF LOGIC ZERO
	INX	Н	
pota.	JMP	BGII	
0614:	rush Turn		
	TNY	113 H	ADDRESS OF LOCIC ONE
	SHLD	MUSK	AUDIVERS OF FORIC DNF
	LXI	TI, WEIER	
	POP	H	

INX Н JMP BG11 BG16: DB 'NA12, AN12, DR12, ND12, ' 'EX!2, ?NA!4, AN!4, OR!4,' DB 'ND!4, EX!4, JK!F, *' DB ź ŝ ÷ ş ŝ ; FUNCTION ; IO ; CALLS ; FNDF; FNDCH, SYEX ; INPUTS :SIMTE, START, WORK : INP, OUTF, INST ; OUTFUTS ; DESCRIPTION ; IO ROUTINE SEARCHES THROUGH THE SOURCE PROGRAM LOOKING FOR THE ÷ PRIMARY INPUTS AND THE OUTPUT ż :VARIABLES, CONTHOL WORD , INPUT. ŷ :AND .PRINT. ARE SEARCHED FOR Ŷ : AND THE SYMBOLS WHICH FOLLOW ź : ARE COMPARED TO THE SYMBOL ż : TABLE FOR THERE ADDRESSES. ÷ : THESE ADDRESSES ARE PUT INTO ż ÷ ; THE TWO NEW TABLES INP AND OUTP. \$ 承述外状状体就被我们就能给你把你给你把你的我们就能要这个家庭的人,你会不能不能不能不能不能不能不能不能不能不能不能不能不能 ÷ ÷ ÷ ÷ ÷ LHLD SIMTE IO; INX Н INP ; BEGINNING OF INP TABLE SHLD XCHG LHLD START CALL FNDP FIND KEY SYMBOL BH1: JNC BH6 CALL FNDCH ; GET THE FIRST CHARACTER MOV A, M CPI 'I' ; IS IT INPUT CONTROL WORD JΖ BH2 CALL FNDP BH1 JMP BH2: CALL. FNDF BH3: MOV A, M ; FIND A CHARACTER WHICH INX Н ; INDICATES THE BEGINNING OF A CPI ODH ; VARIABLE SYMBOL JΖ BH1 CPI ΥAΥ JM BH3

	CPI JP DCX PUSH	' Z' +1 BH3 H D	
	CALL POP PUSH LHLD MVI	SYEX D H WORK B,5	;GET THE ADDRESS OF SYMBOL
BH4:	DCX DCR JNZ MVI	H B BH4 B+7	
₽Н5;	MOV CPI JNZ MVI STAX INX INX DCR JNZ POP	A, M O \$+5 A, 20H D H D B BH5 H	;MOVE ADDRESS INTO INP TABLE
ъuг.	JMP	ВНЗ	; MOVE ON TO NEXT SYMBOL
LATO,	MVI	M, '*'	; INDICATES END OF INP TABLE
	SHLD XCHG	OUTP	BEGINNING OF OUTFT TABLE
BH7:	LHLU CALL JNC CALL MOV	START FNDP BH12 FNDCH A,M	;START OUTPUT SCAN
RHA.	CPI JZ CALL JMP	' P' BH8 FNDP BH7 FNDP	;LOOK FOR ,PRINT,
BH9;	MOV INX CPI JZ CPI JM CPI JP DCX PUSH	A + M H ODH BH7 4 A 4 BH9 4 Z 4 + 1 BH9 H D	FOUND, NOW TO THE SYMBOLS
	CALL FOF	SYEX D	;GET THE ADDRESS FOR THE SYMBOL

	PUSH LHLD	H WORK	
BH10:	DCX	B, 5 H	
	DCR JN7	B BH10	
	MVI	B. 7	
BH11:	MOV	A, M	MOVE ADDRESS INTO OUTP TABLE
	CPI	0	
	JNZ	\$+5	
	MVI.	A,20H	
	STAX	D	
	INX	Н	
	INX	D	
	DCR	В	
	JNZ	BH11	
	FOF	Н	
	JMP	BH9	
BH12:	XCHG		
	MVI	M, '*'	;END OF OUTP TABLE INDICATOR
	INX	н	
	SHLD	INST	
	RET		

4.7 The DLS Executer

The executer module has the function of performing the actual simulation of the digital logic circuit. It takes the data which the compiler creates and interprets it to form a simulation of the users network. Aside from the source program other information is required by DLS to carry out the simulation.

When the user issues the execute command (EXEC) the first piece of information which is required is the number of update cycles per clock cycle. This is for race condition testing. For example if the user informs DLS that there will be seven update time units per clock cycle and during the simulation it takes the network eight time units for it to reach a stable state, a race condition would exist. The second piece of information is the number of test input patterns. The simulated network has a certain number of primary inputs. The user must tell DLS how many test patterns should be put through the simulated circuit. The third piece of information concerns the mode settings during simulation. The first choice is between the normal and trace modes. The normal mode will print the logic values of the monitored outputs after each clock cycle. In the trace mode a printing will be made after every update cycle. This aids in viewing certain hazard conditions. The second mode choice is between two value

simulation and three value simulation. In the two value simulation only the logic '0' and logic '1' are used. In the three value simulation the logic 'X' is used in the update cycle where each gate when changing uses it as the transition logic value. This helps in detecting certain possible hazard conditions.

The last thing which the executer requests is the test input patterns. Each primary symbol is printed and then the user types in the test pattern for that symbol. This is done for each primary input until the whole test pattern string has been loaded.

The actual executer module is comprised of twenty one separate routines. For simplicity these routines are described by four flowcharts. Figure 4-13 is the EXEC routine flowchart. This encompasses the controlling part of the executer. It has the job of calling the proper routines to first get the needed information from the user and then controlling the simulation process.

The EXEC routine calls upon the UPDAT (Figure 4-14) routine to perform the operation of logic simulation. This is done by manipulation of the data in the two simulation tables, T1 and T2. UPDAT passes the proper data from T1 to each gate simulation routine, which performs its operation then puts the returning data into T2. This makes up the update cycle, which is done until a stable state is reached. The other thing UPDAT does is when a hazard





Figure 4-14



Figure 4-14



Gate Simulation

Figure 4-15



Figure 4-15





Figure 4-16

condition has been detected it informs the user what type of hazard had arisen during the simulation.

There are ten types of logic gates which DLS has in its gate library, each of these gates has its own routine. Figure 4-15 is the general flowchart for a logic gate module. The data which comes from T1 into the gate routine is first converted into a different format for operation in the routine. After the logic operation is performed x-pass analysis is done, only if x-pass mode of operation was chosen. X-pass only operates when three value simulation is in operation.

The last flowchart (Figure 4-16) is the OUTPT routine. After all updating is done for each time cycle the monitored output variables will be printed. If the trace mode was used then OUTPT would be called upon after every update cycle.

4.8 The Executer Program Listing

; * * * * * * *	***	*****	*** * * * * * * * * * * * * * * * * * *
	; FUNCTION ; CALLS ; ; INPUTS ; OUTPUTS ; DESCRIPTION ; ; ; ; ; ; ;		:EXEC :CRLF, OUTCH, GETDM, TRACE, GETCH :TITL, UPDAT, OUTPT :TIS, T2S, INP, INST, TEST, PLACE :DELAY, TEST, PLACE, WORK :THE EXEC ROUTINE IS THE :CONTROLLING SUB-MODULE OF THE :EXECUTER, EXEC GETS THE :INFORMATION ON THE MODES OF :OPERATION AND THE TEST INPUT DATA :AND PRODUCES SIMULATED NETWORKS, :THE TWO IMPORTANT SUB-SUB-MODULES :WHICH EXEC CALLS UPON 'UPDAT' AND : OUTP', THE FIRST MAKES ONE UPDATE :PASS THROUGH THE NETWORK AND THE :LATTER PRINTS OUT THE RESULTS,
;*****	*****	****	*****
7 7 7 7			
EXEC:	LXI CALL CALL FUSH LHLD XCHG LHLD MVI STAX MOV INR INX INX STAX MOV POP	H,CA2 CRLF CRLF H T1S T2S A,'O' D M,A A D H D M,A H	<pre>; PRINT THE MESSAGE TO FIND THE ;NUMBER OF CLOCK UPDATE CYLES ; FER UNIT OF TIME ;LOAD THE ADDRESSES OF TIS AND ;TS2 ;STORE TWO CONSTANTS ;LOGIC '0' ;AND LOGIC '1' IN THE FIRST ;TWO LOCATIONS IN TI AND T2</pre>
CA1;	MOV INX CPI JZ CALL JMP	A,M H '?' CA3 DUTCH CA1	;INIATE FRINTING
CA2;	DB	′# OF 1	'IME UNITS FER FULSE=?'
CA3; CA4;	MVI CALI. MOV STA MVI	B,0 GETDM A,B DELAY B,0	;GET A DECIMAL NUMBER FROM ;USER INDICATING THE * OF UNITS PER ;PULSE FOR DELAY ANALYSIS

	_	LXI CALL	H,CA6 CRLF	;LOAD NEXT NESSAGE
	CA5:	MOV	A, M	
		INX	H	
		CPI	??	
		JZ	CA7	
		CALL	OUTCH	; GET THE NUMBER OF TEST INPUTS
	A 1	JWF	CA5	FROM THE USER
	CA6:	DB	'# OF 1	rest inputs=?'
	CA7;	CALL	GETDM	;GET THE DECIMAL NUMBER
		MOV	A, B	
		STA	TEST	; SAVE FOR LATER USE
		CALL	CRLF	
		CALL	TRACE	FIND OUT IF TAACE MODE IS WANTED
		CALL	CRLF	
		CALL	CRLF	
		CALL	CRLF	
		LHLD	INP	; ADDRESS OF INPUT TEST STRING
		XCHG		
	C A D	LHLU	INST	A TEMPURY TABLE CONSISTS OF ALL
	LA8:	MVI	C + 5	; THE TEST INFUT PATTERNS
		LUA	TEST	; SIZE OF THE TABLE
	240	MUV	B,A	
	LAY;	LUAX	D	
		CPI	· ★ ·	FIND IF ALL THE TEST INFUT
		JZ	CAIL	; UATA HAS BEEN INPUTEL
		CPI	0	
		JNZ	\$+5 • 0:01	
		MV1	A, 20H	
		LALL	UUTCH	FRINT THE TEST INPUT SYMBOL
		INX	IJ	
		DUR	C D t D	
		JNZ	CA9 D	; SYMBULS ARE ALL 5 CHARACTERS LONG
		INA	D D	
•				
				FOLLOWED BY A FROMPT
	PA104	CALL	OUICH	
	CALUS	MOU	GEILH M.A	ACAUE IN INFUT OFFICE TABLE
			1111	FOAVE IN INFUL SIRING TABLE
			п р	
				TRALK UN LUUNI
			CAIU	
		UALL IMO	LKLF	ALL DUNE FOR THAT INFUT
	CA11.	CALL		THUVE UN TU NEXT INFUT
	LHII;	CALL		FRINI THE TILLE OF MUNUTURED SYMBOL.
		DIA CTA		ALLE INALK UP # UP UPLIATES
	CA12+	DIA		
	Uniz;	CALL	OFEA1 OFFCT	PRALE UNE UPPATE SEGUENCE PASS
		СНЕЦ Г ПА	UUTE1 TECT	POMPHER OF MEON AND
		ደግዮታ	151	FUTE A UP LEST INFUT

MOV B,A LDA PLACE ;POINT TO PLACE IN TABLE CMP R JC CA12 ;NOT DONE DO ANOTHER UPDATE CALL CRLF CALL CRLF CALL CRLF JMF AA3 ; RETURN ALL DONE FOR NOW ÷ ŝ ŷ ź ; ************************* FUNCTION :TITL ;CALLS + CRLF + OUTCH ; INPUTS : INST, OUTP ; OUTPUTS :NOTHING ; DESCRIPTION : THE TITL ROUTINE PRINTS ALL : THE VARIABLE SYMBOLS WHICH ź ÷ ; THE USER REQUESTED IN A EASLY ź READABLE FORMAT ż ; ; ŷ ÷ TITL: CALL CRLF ;CARRAGE RETURN AND LINE FEED CALL CRLF MVI B,5 MVI A,20H ; SPACE OVER AWAY FROM CB1; CALL OUTCH ; THE EDGE OF THE PAPER DCR B JNZ CB1 MVI B, 5 LHLD INST ; THIS ADDRESS MARKS THE END OF THE XCHG ; OUTF' TABLE LHLD OUTP ; THIS TABLE HAS THE LIST OF ALL THE DCX D ; SYMBOLS WHICH ARE TO BE FRINTED PUSH Η CB2; MOV A,L ; DETERMINE IF ALL THE CMP Ε ; SYMBOLS HAVE BEEN PRINTED CB4 JC MOV A,H ; A TRICK IS DONE HERE WHERE CMP D ;ALL SYMBOLS ARE FRINTED VERTICALY CB4 JC ; THIS IS DONE BY FRINTING ALL THE FOF H FIRST CHARACTERS OF EACH SYMBOL INX Н ; THEN A CRLF AND PRINTING THE FUSH Н ;NEXT CHARACTER OF EACH SYNBOL DCR В ; AND SO ON FOR THE REST

CB3;	JZ CALL MVI MVI CALL DCR	CB6 CRLF C+5 A+20H DUTCH C	
CB4: CB5;	JNZ MOV CALL MVI CALL CALL PUSH	CB3 A,M OUTCH A,20H OUTCH OUTCH D	;GET A CHARACTER FROM ONE OF THE ;SYMBOLS,PRINT IT THEN INCERT ;TWO SPACES BEFORE NEXT CHARACTER ;IS PRINTED
	LXI DAD POP	D+7 D D	;EACH SYMBUL IS / LUCATIONS ;AWAY FROM EACH OTHER
004.	JMP	CB2	;KEEP THIS PROCESS GOING
6991	CALL MVI MVI	CRLF B,60 A,'-'	;WHEN ALL SYMBOLS HAVE BEEN FRINTED ;FRINT OUT A SOLID LINE WHICH ;SEEERATES SYMBOLS FROM NECOMING DATA
CB7;	CALL DCR JNZ CALL RET	OUTCH B CB7 CRLF	
; ; ; ;			
;*****	******* FUNCT	******* ION	*>************************************
	; CALLS	~	PRBYT, OUTCH, OSSL
	; INPUT ; OUTPU	S TS	; UUTF, ERRUR, WURK ; WORK
	; DESCR ; ; . ;	IPTION	OUTPT ROUTINE PRINTS THE SIMULATION TABLE TI(MONOTORED POINTS ONLY) AFTER EACH UPDATE ALONG WITH THE CLOCK CYCLE COUNT
; * * * * * * *	******	******	***************************************
, ; ;			
, OUTF'T;	LHLD LDA CFI JZ LXI	OUTF ERROR 'T' TIME B,5	;LOAD TABLE ;TEST FOR POSIBLE ERRORS

	LDA PUSH	WORK+2 ESW	;UPDATE COUNTER
	CALL	PRBYT FSW	; PRINT CLOCK UPDATE COUNTER
	ADI	1	; INCREMENT COUNTER
	STA	WORK+2	
	CALL	A, '; ' OUTCH	
	MVI	A,20H	
	CALL	OUTCH	
CC1;	MOV	A, M	SEARCH THROUGH OUTP TABLE FOR
	JNZ	CC2	ENL MARKER
	LDA	ERROR	;ERROR TEST
	CP I JNZ	′U′ \$+6	
	CALL	OSSL	
	CALL RET	CKLF	
CC2;	DAD	B	FASS OVER SYMBOL
	MOV INX	E,M H	; TU THE AUDRESS PURTION
	MOV	D,M	FOINTER TO LOACTION IN T1
	INX LDAX	H D	
	CALL	OUTCH	FRINT LOGIC VALUE
	MVI CALL	A+20H OUTCH	
	CALL	OUTCH	
ź	JMF	CC1	
ŷ			
; ;			
;			
;*****	******** ; FUNCT	********** 'INN	**************************************
	;CALLS		:N2,N4,A2,A4,02,04,R2,R4
	; ; TNPUT	'S	:E2,E4,TRAC :INF,INST,PLACE,TEST,T2S,T1E :T1S,SYMTS,TRON,COUNT,DELAY :ERROR,PLACE,COUNT
	;		
	; DUTFU	ITS I PTION	
	4 7		TAKING ALL THE DATA IN TI,RUNNING
	÷		STORING THE EXCULTE IN TO THESE
	3 7		ARE TEN LOGIC GATE ROUTINES WHICH
	1 7		ARE CALLED WHICH ARE USED TO DO
	7		FIRE UPDALING, IF THE TRADE MODE
ŷ :WAS SELECTED THEN THE RESULTS ARE ; : PRINTED AFTER EACH UPDATE. ÷ ÷ \$ ĵ ÷ UF'DAT: MVI A, 0 STA ERROR ;CLEAR ERROR FLAG LHLD INP ;LOAD INPUT SYMBOL STRING FUSH Н LHLD INST ;LOAD INPUT DATA STRING LDA PLACE ; FIND WHAT PLACE WE ARE UP TO MOV C,A MVI B,0 DAD В ;GET THE PROPER INPUTS INR A STA FLACE ; ADD ONE TO FLACE XCHG ; FOR NEXT UPDATE PASS POP В CD1; LDAX В FIEST TO SEE IF THE CPI '*' ;END OF THE INPUT STRING JZ CD2 ;WAS ENCOUNTERED LXI H, 5 DAD В FUSH Н POP В LDAX В MOV L,A ; MOVE THE DATA FROM THE INPUT ;STRING TABLE INTO THE T1 INX В LDAX В ;SIMULATION TABLE, ONCE THIS MOV H, A ; IS DONE THEN AN UPDATE IS READY INX ; TO BE PERFORMED ON THIS TEST В LDAX D ; PATTERN MOV M, A XCHG MVI D + OLDA TEST MOV E,A DAD D XCHG JMP' CD1 CD2: LHLD T2S ; UPDATE IS COMPLETE PUSH Н ; A TEST IS MADE BETWEEN TI AND POP В ; T2 TO SEE IF THEY CONTAIN THE LHLD T1E ; SAME DATA, IF IT DOES NO MORE

; UPDATES ARE NEEDED FOR THIS TIME

; THEN A STABLE STATE HAS NOT BEEN

; REACHED, ANOTHER UPDATE IS NEEDED.

;FRAME, IF THERE IS A DIFFERENCE

XCHG

LHLD

MOV

CMP

CD3;

T15

A, H

Γı

96

	JNZ MOV CMP JZ	CD4 A+L E CD5	
CD4:	MOV STAX INX INX JMP	A, M B H B CD3	;T1 T2 COMPARISON TEST
CL/5;	MVI	A, O	
С∩6;	LHLD CALL CALL CALL CALL CALL CALL CALL CA	SIMTS N2 N4 A2 A4 D2 D4 R2 R4 E2 E4	; START UPDATE SEQUENCE
	LDA CFI CZ	TRON 'Y' TRAC	;TEST TO SEE IF TRACE MODE IS ON
	LUA INR JZ STA MOV	COUNT A CD13 COUNT B,A	;UPDATE COUNTER
	LDA INR CMP JNZ	DELAY A B CD7	;TEST AGAINST USERS SET DELAY
	MVI STA	A, 'T' FREOR	STORE TIMING ERROR
CD7;	LHLD PUSH POP LHLD XCHG	TIS H B T2E	;LOAD SIMULATION TABLES
CD8; `	LHLD MOV CMF JNZ MOV CMP RZ	T2S A,H D CD9 A,L E	;TEST TO SEE IF A COMPLETE SEARCH ;THROUGH THE TWO TABLES HAS ;BEEN MADE
С09;	LDAX CMP JNZ	8 M CD10	;MAKE TI TZ COMPARISON THST

	INX INX JMP	B H CDA	
CD10;	LHLD PUSH POP	TIS H B	
	XCHG LHLD	T2S	
CD11;	MOV CMF JNZ MOV CMP	A,H D CD12 A,L E	
CD12:	MOV STAX INX INX JMP	А, М В В Н СП11	;MOVE T1 INTO T2 ;TO START SIMULATION
CD13:	MVI STA	A, 'O' ERROR	; DSCILLATION ERROR
	LHLD FUSH POP LHLD XCHG	T2S H B T1E	;SEARCH THROUGH THE TWO TABLES ;TO FIND WHERE THEY DIFFER
CD14:	LHLD MOV CMP JNZ MOV CMP RZ	T1S A,L E CD15 A,H D	
CD15:	LDAX CMP JZ	B M CD16	
CD16;	MVI INX INX JMP	M,′X′ B H CD14	;FUT LOGIC 'X' IN LOCATIONS WHICH ;DIFFER
7 7 7			
, ;******	******** : FUNCT	********	***************************************
	; CALLS ; INFUT ; OUTFU	S	: CONV, RCONV, CHANG : NA2 : NOTHING

:N2 IS THE JWD INPUT NAND ; DESCRIPTION ; GATE SIMULATION ROUTINE. ***** ŷ ŷ ÷ ź ş N2: LDA NA2 ; # OF 2 INPUT NAND GATES ORA ; IF ZERO MOVE TO NEXT GATE TYPE A RZ MOV C+A CE1: CONV ;GET THE FIRST INPUT VALUE CALL MOV B,A CALL CONV ;GET THE NEXT INFUT VALUE ANA В ;LOGICAL AND CMA ; COMPLEMENT RESULTS STRIP OFF UNIMPORTANT INFORMATION ANI 03H CPI 1 JNZ \$+5 MVI A, 2 RCONV CALL CALL CHANG ;STORE RESULTS AWAY DCR С JNZ CE1 SEE IF ALL THESE GATES ARE DONE RET ŷ ź ż ŷ ŷ ******* ;FUNCTION :N4 ; CONV, RCONV, CHANG ;CALLS ; INPUTS :NA4 ; OUTPUTS :NOTHING ; DESCRIPTION :N4 IS THE ROUTINE WHICH SIMULATES A FOUR INFUT ÷ :MAND GATE ż ; ż ÷ ÷ * LDA NA4 ;# OF 4 INPUT NAND GATES N-1 : DRA A RΖ MOV C+A SAVE COUNT CONV FIRST INPUT CF1: CALL MOV B, A

CALL CONV ; SECOND INPUT ANA ;LOGICAL AND В MOV B,A CALL CONV ; THIRD INPUT ANA R ;LOGICAL AND MOV B,A CALL CONV FOURTH INPUT ANA ;LOGICAL AND В CMA ; COMPLEMENT THE ANSWER ANI 03H CPI 1 JNZ \$+5 MVI A, 2 ; CONVERT TO PROPER FORMAT CALL RCONV CALL ; STORE ANSWER AWAY CHANG DCR C ; DECREMENT GATE COUNT JNZ CF1 RET ŝ ï ÷ ż ÷ ; FUNCTION : A2 ; CALLS : CONV, RCONV, CHANG ; INPUTS : AN2 ; OUTPUTS ;NOTHING ; DESCRIPTION : A2 IS THE ROUTINE WHICH SIMULATES A TWO INPUT ÷ ; AND GATE 7 ÷ ż ; ŷ ź ; ≠ OF 2 INPUT AND GATES A2: LDA AN2 ORA А RZ C,A ; SAVE COUNT MOV CG1: CALL CONV ;FIRST INPUT MOV B,A CONV ; SECOND INPUT CALL 8 ;LOGICAL AND ANA HE0 ANI CPI 1 JNZ \$+5 A, 2 MVI ; CONVERT TO PROPER FORMAT CALL RCONV CALL CHANG ; STORE AWAY THE ANSWER

DCR C ; DECREMENT GATE COUNT JNZ CG1 RET ŝ ÷ ; ÷ ź FUNCTION : A4 ; CALLS ; CONV, RCONV, CHANG ; INPUTS : AN4 ; OUTPUTS :NOTHING : A4 IS THE ROUTINE WHICH ; DESCRIPTION SIMULATES A FOUR INFUT ç : AND GATE ŷ Ŷ ÷ ź ż ÷ ; # OF 4 INPUT AND GATES AN4 A4: LDA ORA А RZ ; SAVE COUNT C+A MOV ;FIRST INPUT CH1: CALL CONV MOV B,A ; SECOND INPUT CALL CONV ;LOGICAL AND ANA В MOV B,A CALL CONV ; THIRD INFUT ;LOGICAL AND ANA В MOV B, A ;FOURTH INPUT CALL CONV ;LOGICAL AND ANA В ОЗН ANI CFI 1 JNZ \$+5 A, 2 MVI ; CONVERT TO PROPER FORMAT CALL RCONV CALL CHANG ; STORE AWAY THE ANSWER DCR C ; DECREMENT GATE COUNT JNZ CH1 . RET ÷ ÷ ţ * 7 Ŷ

101

FUNCTION :02 ; CALLS ; CONV, RCONV, CHANG ; INFUTS : OR2 ; OUTPUTS :NOTHING ; DESCRIPTION :D2 IS THE ROUTINE WHICH ŷ SIMULATES A TWO INFUT ÷, : OR GATE ź ; ź ŷ ; 02; LDA OR2 ; # OF 2 INPUT OR GATES ORA Α RZ MOV C+A ; SAVE GATE COUNT CI1: CALL CONV ;FIRST INPUT MOV B, A CALL CONV ;SECOND INPUT ORA B ;LOGICAL OR ANI ОЗН . CPI 1 JNZ \$+5 MVI A, 2 CALL RCONV ; CONVERT TO PROPER FORMAT CALL CHANG ; SAVE THE ANSWER DCR С JNZ CIi ; DECREMENT GATE COUNT RET ŷ ĵ ź ÷ ÷ ;FUNCTION :04 ; CONV, RCONV, CHANG ;CALLS ; INPUTS : OR4 ; OUTPUTS ; NOTHING ; DESCRIPTION :04 IS THE ROUTINE WHICH :SIMULATES A FOUR INPUT ÷ 7 : OR GATE ****** ÷ ÷ ŷ ź ÷ LDA 04: OR4 ; # OF 4 INPUT OR GATES CRA Á

RZ SAVE GATE COUNT MOV C,A CJ1; ;FIRST INPUT CALL CONV MOV B,A ;SECOND INPUT CALL CONV ORA В ;LOGICAL OR MOV B,A CALL CONV ; THIRD INPUT ORA В ;LOGICAL OR MOV B,A CALL CONV ; FOURTH INPUT ORA В ;LOGICAL OR ANI OЗН CPI 1 JNZ \$+5 MVI A,2 ; CONVERT TO PROPER FORMAT RCONV CALL CALL CHANG ; STORE AWAY THE ANSWER DCR C CJ1 ; DECREMENT GATE COUNT JNZ RET ; ŷ ţ Ŷ Ŷ ;FUNCTION :R2 : CONV, RCONV, CHANG ;CALLS ; INFUTS :NO2 :NOTHING ; OUTPUTS :R2 IS THE ROUTINE WHICH ; DESCRIPTION :SIMULATES A TWO INPUT ÷ :NOR GATE ÷ . ÷ ź ţ ŷ ŷ ; # OF 2 INPUT NOR GATES NO2 R2; LDA ORA A RZ C,A ; SAVE GATE COUNT MOV ;FIRST INFUT CK1: CALL CONV MOV B,A ; SECOND INPUT CALL CONV ORA ;LOGICAL OR B ; COMPLEMENT ANSWER CHA ANI ОЗН CPI 1

JNZ \$+5 MVI A, 2 RCONV ; CONVERT TO PROPER FORMAT CALL ; STORE AWAY THE ANSWER CHANG CALL DCR С CK1 ; DECREMENT GATE COUNT JNZ RET ; ż ÷ ž ÷ ;FUNCTION :R4 : CONV, RCONV, CHANG ; CALLS ; INFUTS :NO4 ; OUTPUTS :NOTHING ; DESCRIPTION :R4 IS THE ROUTINE WHICH * SIMULATE A FOUR INPUT :NOR GATE ŝ ; î ; ţ ÷ # OF 4 INFUT NOR GATES LDA ND4 R4: URA A RZ C,A ; SAVE GATE COUNT MOV CL1; CONV ;FIRST INPUT CALL MOV B,A CALL CONV ; SECOND INFUT ORA В ;LOGICAL OR MOV B,A ;THIRD INPUT CALL CONV ORA В ;LOGICAL OR B, A MOV CONV ;FOURTH INFUT CALL ORA В ;LOGICAL OR ; COMFLEMENT ANSWER CMA 03H ANI CPI 1 \$+5 JNZ MVI A, 2 CALL RCONV ; CONVERT TO PROPER FORMAT CHANG ; STORE AWAY THE ANSWER CALL DCR С 517 CL1 ; DECREMENT GATE COUNT 示王子

```
î
Ĵ
ż
ŷ
; FUNCTION
                    ;E2
      ;CALLS
                    : CONV, RCONV, CHANG
      ; INPUTS
                    :EX2
      ; OUTPUTS
                    :NOTHING
      ; DESCRIPTION
                    :E2 IS THE ROUTINE WHICH
                    SIMULATES A TWO INFUT
      ;
      ÷
                    : EXOR GATE
ź
ş
ĵ
÷
;
                   ; # OF 2 INPUT EXOR GATES
E2:
      LDA
             EX2
      0RA
             A
      RΖ
      MOV
             C,A
                    ; SAVE GATE COUNT
CM1:
      CALL
             CONV
                    ;FIRST INFUT
      MOV
             B,A
      CALL
             CONV
                    ;SECOND INPUT
      XRA
                    ;LOGICAL EXOR
             B
      ANI
             OЗН
      CPI
             i
      JNZ
             $+5
      MVI
             A+2
             RCONV
      CALL
                    ; CONVERT TO PROFER FORMAT
                   ;STORE AWAY THE ANSWER
      CALL
             CHANG
      DCR
             С
                   ; DECREMENT THE GATE COUNT
      JNZ
             CM1
      RET
÷
÷
÷
÷
ź
;E4
      FUNCTION
                    : CONV, RCONV, CHANG
      ;CALLS
      ; INFUTS
                    :EX4
      ; OUTPUTS
                    :NOTHING
                    :EX4 IS THE ROUTINE WHICH
      ; DESCRIPTION
                    SIMULATES A FOUR INPUT
      ÷
                    : EXOR GATE
      ÷
$ 秋冬秋门,一带清清浓香浓水气深浓浓浓浓浓浓浓水,又然不浓水水浓浓浓浓浓浓浓浓浓浓浓浓浓浓浓浓浓浓浓浓浓浓浓浓浓浓浓浓浓浓
;
;
```

ŷ E4: LDA EX4 ; # OF 4 INPUT EXOR GATES ORA Α RZ MOV C,A ; SAVE GATE COUNT CN1: CALL CONV ;FIRST INPUT MOV B,A CONV CALL ;SECOND INPUT XRA B ;LOGICAL EXOR MOV B,A CALL CONV ; THIRD INFUT XRA В ;LOGICAL EXOR MOV B,A CALL CONV FOURTH INPUT XRA В ;LOGICAL EXOR ANI 03H CPI 1 JNZ \$+5 MVI A, 2 CALL RCONV ; CONVERT TO PROPER FORMAT CALL CHANG ; STORE AWAY THE ANSWRE DCR С JNZ CN1 ; DECREMENT GATE COUNT RET ÷ ŷ ; ÷ ÷ ; FUNCTION : CONV ;CALLS :NOTHING ; INPUTS : NOTHING ; OUTPUTS : NOTHING ; DESCRIPTION :CONV TAKES A DIGITAL LOGIC : CONSTANT AND CONVERTS IT TO ONE \$ WHICH DLS CAN OPERATE ON, FIRST ; : THE ADDRESS FROM THE UPDATE ź ; SEQUENCE TABLE IS GOTTEN. THIS ÷ FOINTS TO TABLE TI WHICH HAS ÷ : THE LOGIC VALUE FOR THE GIVEN : ADDRESS. ÷ :LOGIC '1' --> 01H ÷ :LOGIC '0' --> OOH ŷ :LOGIC 'X' --> 10H \$ \$ 张斌斌演出演出演奏,我们在这个家族的人名英格兰斯 化化合金 化化合金 化化合金 化化合金 化合金化合金 化合金化合金 化合金化合金 7 ì ź

ý

ŝ ŷ CONV: MOV E,M THE UPDATE SEQUENCE TABLE INX Н ; ADDRESS, POINTING TO T1 MOV D, M INX Н LDAX D ;DATA FROM TI ANI OFH STRIP OFF THE 4 MSRS' RZ CPI 1 JNZ ; CONVERT TO NEW FORMAT DA1 ORI 2 RET ; RETURN WITH NEW FORMATED DA1: MVI A, 2 ; DATA IN ACC RET ÷ ż ź ÷ ŷ FUNCTION : RCONV :NOTHING ;CALLS ; INPUTS :NOTHING ; OUTPUTS ; NOTHING ; DESCRIPTION :RCONV ROUTINE TAKES DATA WHICH : THE PROGRAM HAS OPERATED UPON ; : AND CONVERTS IT BACK TO THE ŷ FROPER FORMAT TO BE STORE AWAY ÷ ÷ ŷ ŷ ÷ ÷ REONV; CPI ; IF IT MATCHES THEN CONVERT 0 \$+6 JNZ MVI A,'O' ; IT TO LOGIC 'O' RET З CPI ;DEFALT CONVERT IT TO LOGIC '1' JNZ \$+6 MVI A, '1' RET A, 'X' ; CONVERT IT TO LOGIC 'X' MVI RET ; ì ş ŷ ÷

FUNCTION : CHANG ;CALLS : CONV, RCONV ; INPUTS : XPAS ; OUTPUTS ;NOTHING ; DESCRIPTION : THE CHANG ROUTINE INTRODUCES :THE PROPAGATION DELAY INTO ÷ , **;** ; THE SIMULATED NETWORK, THIS IS ŝ :DONE BY TESTING AN OUTPUT TO : MAKE SURE IT HAS BEEN IN THE ŷ ; TRANSITION STATE FOR ONE ź **; UPDATE CYCLE** ź ĵ ; ź ÷ CHANG: MOV B,A CALL CONV ; THE DELAY PROCESS IS DONE BY CALL ; TESTING TO SEE IF ANY CHANGE RCONV CMP В ; OCCURED BETWEEN THE N & N+1 STATE RZ CPI ' X ' DCX Н DCX Н JNZ DB2 ;GET OUTPUT READY TO CHANGE MOV A, B DB1: MOV E,M ;GET LOCATION IN T2 TABLE INX Н MOV D, M Н INX STAX D STORE NEW OUTPUT IN T2 RET DB2: LDA XPAS ; TEST TO SEE IF USER CPI 141 ; HAD ISSUED THE X-PASS COMMAND JNZ DB1-1 MVI A, 'X' ;X-FASS JMP DB1 ŝ ; ŷ ÷ ÷ FUNCTION + TRACE ;CALLS ; OUTCH, GETCH, CRLF ; INPUTS :NOTHING ; OUTPUTS : TRON, XPAS ; DESCRIPTION :TRACE FINDS OUT FROM THE USER IF : THEY WANT TO OPERATE IN THE TRACE ÷ :MODE AND IF THEY WANT TO DEERATE 7

	7		WITH THE X-MASS HULLE.
; * * * * * * * * *	*****	******	张承洪武政张张承承张法武策武策武法张法武政政策张法法法法法法法
;			
, ,			
÷			
;			
TRACE:	LXI	H, DC2	
DC1:	MOV	A, M	PRINT OUT THE FIRST MESSAGE
	CPI	171	
	JZ	DC3	
	INX	Н	
	CALL	DUTCH	DOES USER WANT TRACE MODE
	JMF	DC1	
DC2;	DВ	OAH, ODH	/ TRACE=?/
LIC3 :	CALL	GETCH	GET RESPONCE TO THE RUESTION
	STA	TRON	STORE THE RESPONCE
	CALL	CRLF	
	LXI	H,DC5	
DC4:	MOV	A, M	
	CPI	171	
	JZ	DC6	
	INX	Н	
	CALL	OUTCH	PRINT SECOND MESSAGE
	JMP	DC4	;DDES USER WANT X-PASS
LICS;	DB	'X-PASS	=?'
DC4:	CALL	GETCH	;GET ANSWER TO QUESTION
	STA	XPAS	; SAVE ANSWER
	CALL	CRLF	
	CALL	CRLF	
	UALL	CRLF	
	CALL	CRLF	
	CALL	CKLF	
	NL I		
,			
y ▲			
y 4			
7 ±			
*******	****	杀犬派派派派兵兵令	冰凑碱抗冰冰注浓冰碱浓浓浓水水水水水水水水水水水水水水水水水水水水
	; FUNCT	ION	;TRAC
	; CALLS		; OUTFT
	; INPUT	5	WORK
	; OUTFU	TS	; WORK
	;DESCR	IPTION	TRAC IS THE ROUTINE WHICH
	1		WHEN THE USER REQUESTS A
	\$:TRACE, A PRINTOUT OF EACH
	* 7		; UPDATE CYCLE IS MADE.

÷ ; ÷ TRAC: CALL OUTPT ; FRINT MONITORED LOGIC FOINTS LDA WORK+2 ADI 99H ; DECREMENT BCD COUNTER DAA STÀ WORK+2 ; WHICH IS IN THIS LOCATION RET ÷ ÷ ; ÷ ÷ ***** FUNCTION :TIME ;CALLS : OUTCH ; INPUTS : BEGIN ; OUTPUTS :NOTHING ; DESCRIPTION :TIME IS THE ERROR ROUTINE :WHICH IS CALLED WHEN THE ĵ ÷ SIMULATED NETWORK HAS NOT ; REACHED A STABLE STATE IN ş : THE ALLOTED TIME. ÷ ż ; ŷ ; TIME: LXI H,EB1 ; FRINT ERROR MESSAGE ;STOP THE SIMULATION DEAD MOV A, M CPI 171 ; AND INFORM USER OF TIME PROBLEM JΖ EB2 CALL OUTCH INX Н JMF' TIME+3 EB1; DB 'THE CIRCUIT HAS NOT REACHED A STABLE STATE?' E82: LXI SP, BEGIN ; RESTART SIMULATOR JMP AАЗ ż ÷ ÷ ; ÷ FUNCTION : OSSL ;CALLS : OUTCH ; INPUTS :NOTHING ; OUTFUTS : MOTHING ; DESCRIPTION : OSSL IS THE ROUTINE WHICH

	ż		INFORMS THE USER THAT THE
	2 7		SIMULATED NETWORK IS IN A
	÷ ÿ		OSCILATION STATE.AFTER THE
	;		MESSAGE IS PRINTED THE ROUTINE
	ż		WILL INCERT LOGIC 'X' IN ALL
	4 2		T1 AND T2 POSITIONS WHICH
	ý ý		ARE CAUSING THE PROBLEM,
;****	***	*****	*********
;			
;			
;			
÷,			
;			
OSSL:	LXI	H,ECi .	FRINT ERROR MESSAGE
	MOV	A, M	
	CF'I	171	
	RZ		;RETURN TO NORMAL OFERATION
	CALL	OUTCH	
	INX	Н	
	JMP	OSSL+3	
EC1:	DB	'THE CIR	CUIT IS OSSILATING?'

```
; FUNCTION :GETCH & OUTCH
                 ;CI,CO
      ;CALLS
      ; INPUTS
                  :NOTHING
      ;OUTPUTS
                  :NOTHING
                 :GETCH IS THE GET CHARACTER
      ; DESCRIPTION
                  FROM THE TERMINAL ROUTINE.
      ÷
                  ; DUTCH IS THE ROUTINE WHICH
      ż
                  PRINTS THE CHARACTER THAT IS
      ŷ
                  : IN THE ACC. THIS ROUTINE IS THE
      ÷
                 : ONLY ONE WHICH MUST BE CHANGED
      ÷
                 FOR CUSTOMIZING THE 1/0,
      ;
÷
;
÷,
÷
GETCH: CALL CI ; CPM GET CHARACTER ROUTINE
÷
OUTCH: PUSH B
      MOV
          C≁A
      CALL CO
                 ; CPM PRINT CHARACTER ROUTINE
      FOP
           В
      RET
                 ; ALL DONE
÷
÷
î
÷
÷
;FUNCTION ;CRLF
      ;CALLS
                 : OUTCH
      ; INPUTS
                 :NOTHING
      ;OUTFUTS
                  ; NOTHING
      ; DESCRIPTION
                 : CRLF ROUTINE PRINTS A
      ;
                 : CARRAGE RETURN FOLLOWED
                 ; BY A LINE FEED
     ;
*******
÷
;
÷
;
÷
CRLF:
     MVI
          A, ODH ; CARRAGE RETURN
      CALL
          OUTCH ; PRINT IT
     MVI
           A, OAH ; LINE FEED
     CALL
           OUTCH
                 ; FRINT IT
      RET
;
÷
```

; ź ; : ENDP FUNCTION ; CALLS :NOTHING ; INFUTS TX34: : CARRY FLAG ; OUTFUTS : FNDP ROUTINE SCANS THROUGH ; DESCRIPTION : THE SOURCE FROGRAM TO FIND ÷ :THE '.' CHARACTER ż î ż ź ; ; ENDP: PUSH П XCHG LHLD NEXT ;GET ADDRESS OF LAST ; SOURCE PROGRAM BYTE XCHG ; TEST TO SEE IF WE ARE MOV ZAL: A, L CMF E ;AT THE LAST BYTE JNZ ZA2 MOV A,H ; IF NO '. ' FOUND THEN CMP D ; CLEAR THE CARRY FLAG JNZ ZA2 STC CMC F'OF' Ľ RET ; GET A SOURCE BYTE ZAZ: MOV A, M Н INX 1.1 ; COMPARE IT TO THIS CFI ;NOT FOUND KEEP LOOKING JNZ ZA1 ; FOUND SET CARRY STC Г FOP RET ÷ ; ; ÷ ŷ ; FUNCTION ; FNDS : NOTHING ; CALLS :NOUTING ; OUTFUTS : NOTHING ; OUTPUTS FNDS IS THE ROUTINE WHICH ; DESURIPTION FINDS A '/' IN THE SOURCE ÷ : FROGRAM ÷

÷ ; ŷ ÷ ÷ FNDS: MOV A,M ;GET A CHARACTER INX Н ; SEE IF WE HAVE UVER SHOT THE MARK CPI 1.1 RΖ 111 CFI ; IS IT A MATCH RZ JMF FNDS ;NO TRY AGAIN ż ÷ ; ; ÷ ; FUNCTION : FNDCH ;CALLS :NOTHING ; INPUTS ;NOTHING ;OUTPUTS : NOTHING FNDCH IS THE ROUTINE WHICH ; DESCRIPTION ; FINDS A CHARACTER WHICH LIES :BETWEEN 'A' AND 'Z'. ; 计成计策制领域关系法资源成绩的成绩和成绩资源和资源资源的成绩的方式发展成绩和发展和资源资源资源成绩的成绩不能有限资源 ; ÷ ÷ ; \$ FNEICH: MOV A,M ;GET A CHARACTER CFI ' A' ;SEE IF IT IS BETWEEN 'A' JF' ZB1 INX 14 JMP FNDCH ZB1: CPI 'Z'+1 ;AND 'Z' RM INX Н JMP FNECH ÷ ; ; ÷ FUNCTION ; F⊇BYT ;CALLS : OUTCH ; INFUTS :NOTHING 651.180 m 1.188 m ادي بو د دوسر سرو ي

; DESCRIPTION :THE PRBYT ROUTINE TAKES ; THE CONTENTS OF ACC AND ÷ : FRINTS IT AS TWO HEX ţ ÷ : DIGITS ÷ ÷ ; ; ź PRBYT: PUSH PSW RAR ; MOVE THE FOUR MSB'S TO RAR ; THE LSB FOSITIONS RAR RAR ANI OFH ; STRIP OFF THE TOP ; CONVERT TO PROPER FORMAT ORI 30H CPI ЗАН JC \$+5 7 ADI CALL DUTCH FRINT FIRST DIGIT POP FSW BRING BYTE BACK ; TAKE THE TOP OFF ANI OFH ORI 30H ; CONVERT IT CPI ЗАН JC \$+5 ADI 7 CALL OUTCH ; FRINT IT RET ÷ ÷ ÷ ÷ ; ; FUNCTION ; GETLM ;CALLS :GETCH ; INFUTS :NOTHING ; OUTPUTS :NOTHING ;DESCRIPTION : GETEM ROUTINE GETS A :DECMIAL NUMBER (0-255) ÷ ÷ : FROM THE USER. ALL NUMBERS :COME IN ASCII MUST BE ÷ : CONVERTED TO HEX. ÷ ÷ ź ; ÷ \$ GETOM: CALL GETCH ; GET A CHARACTER

CPI 101 ; IT MUST BE BETWEEN RM ;0 AND 9 191+1 CFI RP PUSH PSW ; SAVE IT MOV A, B ; B(-- CURSENT COUNT ORA ; CLEAR CARRY A ; DOUBLE IT. 10=(2*2*2*N+2*N)+(N+1) RAL MOV B,A ORA Α RAL ORA Á RAL ADD В ; FINAL RESULTS MOV B, A FOF PSW ;GET NUMBER ANI **OFH** ADD В ; ADD THE NEXT DIGIT MOV B, A JMP GETOM ; ŷ ŷ ż ÷ ; MEMORY ALLOCATION ż ÷ ; ÷ ż ÷ \$ START: DS 2 ; BEGINNING OF SOURCE PROGRAM NEXT: ГIS 2 ; END OF SOURCE PROGRAM WORK: ГIS 4 ;TEMFORY WORK REGISTERS LENTH: DS 1 ; LENGTH OF A SOURCE LINE DELAY: DS ; CYCLE DELAY COUNT 1 TEST: ΓS ; NUMBER OF UPDATE COUNTS 1 COUNT: DS 1 ; TOTAL NUMBER OF SYMBOLS PLACE: DS 1 ; TEMPORY UPDATE COUNT ERROR: DS ; TYPE OF ERROR 1 NUME: DS 2 ;NUMBER OF LOGIC GATES TRON: ĽS ; TRACE CONTROL CHARACTER 1 XP'AS ΠS 1 ; X-PASS CONTROL CHARACTER 2 ;START OF SYMBOL TABLE SYMBS: DS SYMBE: ĽS 2 ; END DF SYMEOL TABLE T1:5: DS 2 START OF TI TABLE TIE; DS 2 ;ENU OF TI TABLE

T2S:	DS	2	START OF T2 TABLE
T2E:	ЪS	2	;END OF T2 TABLE
SIMTS:	DS	2	START OF UPDATE SEQUENCE TABLE
SIMTE;	DS	2	; END OF UPDATE SEQUENCE TABLE
INP:	DS	2	START OF INP TABLE
OUTF:	DS	2	; START OF OUTP TABLE
INST:	L IS	2	START OF TEST DATA STRING
NAZ:	DS	1	;# OF 2 INFUT NAND GATES
NA4:	DS	1	;# OF 4 INPUT NAND GATES
ANZ:	D S	1	# OF 2 INPUT AND GATES
AN4	DS	1	; # OF 4 INPUT AND GATES
0R2:	DS	1	; # OF 2 INPUT OR GATES
OR4:	DS	1	# OF 4 INPUT OR CATES
NC Z:	DS	1	; # OF 2 INPUT NOR GATES
NO4:	DS	1	;* OF 4 INPUT NOR GATES
EX2:	DIS	1	;# OF 2 INPUT EXOR GATES
EX4:	ĽS	1	; # OF 4 INFUT EXOR GATES
BUFFR;	D S	64	; INPUT DATA BUFFER
DATA:	DS	1	START OF SOURCE PROGRAM
	END		

CHAPTER 5

USING THE DIGITAL LOGIC SIMULATOR

5.1 Design Examples

In order for the user to get a better grasp of how DLS operates a few design examples are given. On the computer printouts that which is underlined is what the user has typed. The comments along the right side were added later to emphasize certain points.

The first design example has its printout previously shown in Figure 2-2. Now what will be done is to show how all that came about. Figure 5-1 is the circuit to be simulated.



Figure 5-1

Once the simulator starts to run the title will be printed followed by a question. The simulator wants to know if it should clear the tables in the memory. This is for protecting against destroying old files in memory.

DIGITAL LOGIC SIMULATOR

CLEAR MEMORY ? YES

:1000 .INPUT. DATA.GATE.RESET	The user tunes in
2000 AND/2 DATA GATE A	tonigraphical dis-
$\cdot 3ddd$ AND/2 RESET OUTPT O	orintian of the
$\cdot \frac{1}{2} $	
$\frac{4000}{1000} \cdot \frac{1000}{1000} = 0.0000000 + 0.00000000000000000000000$	network.
: 5000 .PRINT. DATA, GATE, RESET, A, OUTPT	
:6999 .END.	
: COMP	Once the discription
	is done the compile
.INPUT. DATA,GATE,RESET	command is issued.
.AND/2. DATA,GATE,A	
.AND/2. RESET, OUTPT, O	The compiler will
.OR/2. A,O,OUTPT	print the discri-
.PRINT. DATA, GATE, RESET, A, OUTPT	ntion along with
.END.	the logic gate
	count
AND/2 = 02	count.
$OR/2 = d_1$	
On/2 - p	
	Mhe ween weenets
· <u>FANOUI</u>	rne user requests
	fanout analysis.
DATA :Ø1	
GATE :Ø1	
RESET :Ø1	
A :Ø1	

OUTPT:Ø1 O :Ø1	
: <u>EXEC</u> # OF TIME UNITS PER PULSE = <u>1Ø</u> # OF TEST INPUTS = <u>7</u> TRACE = <u>NO</u> X-PASS = <u>YES</u>	The execution command is given. The executer will request some sim- ulation parameters.
DATA : <u>XX1111Ø</u> GATE : <u>XØ1ØØØ1</u> RESET : <u>X011Ø11</u>	The input test patterns.
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	DLS simulation printout. There exists a possible hazard when DATA and GATE OSCILLATING change at the same time.
GATEAAAAA	By putting a delay in the GATE line the two logic levels no longer change simultaniously.
Figure 5-2	

:2000 .AND/2. DELAY, DATA, A :1500 .AND/2. GATE, GATE, DELAY

:COMP

- .INPUT. DATA, GATE, RESET
- .AND/2. GATE, GATE, DELAY
- .AND/2. DELAY, DATA, A
- .AND/2. RESET, OUTPT, O
- .OR/2. A,O,OUTPT
- .PRINT. DATA, GATE, RESET, A, OUTPT
- .END.
- AND/2 =Ø3 OR/2 =Ø1

:FANOUT

DATA :Ø1 GATE :Ø2 RESET :Ø1 DELAY::Ø1 A :Ø1 OUTPT :Ø1 O :Ø1

:EXEC

OF TIME UNITS PER PULSE = $1\emptyset$ # OF TEST INPUTS = 7 TRACE = <u>NO</u> X-PASS = <u>YES</u> The delay is simply an AND gate with both inputs tied together.

The user simply modifies one line and adds another then recompiles the network.

DATA GATE RESE	<u>X</u> : <u>X</u> : <u>X</u> : T	X11 Ø1Ø Ø11	11Ø ØØ1 Ø11			Run it through the same test pattern.
	D A T A	G A T E	R E S T	A	O U T T	
ØØ: Ø1: Ø2: Ø3: Ø5: Ø5:	X X 1 1 1 Ø	Х Ø 1 Ø Ø 1	X Ø 1 1 Ø 1	XØ1ØØØ	X Ø 1 Ø Ø	No hazard exists.

The second example will show how DLS detects race conditions. Figure 5-3 is simply a string of OR gates.



Figure 5-3

By using the DLS trace mode signal propagation can be viewed.

:NEW

- CLEAR MEMORY ?<u>YES</u> memor; :1ØØØ .INPUT. INPUT the n :2ØØØ .OR/2. INPUT,INPUT,AAA :2ØØ1 .OR/2. AAA,AAA,BBB :2ØØ2 .OR/2. BBB,BBB,CCC :2ØØ3 .OR/2. CCC,CCC,DDD :2ØØ4 .OR/2. DDD,DDD,EEE :2ØØ5 .OR/2. EEE,EEE,OUTPT :3ØØØ .PRINT. INPUT,AAA,BBB,CCC,DDD,EEE,OUTPT
- :4000 .END.
- :COMP
- .INPUT. INPUT
- .OR/2. INPUT, INPUT, AAA
- .OR/2. AAA,AAA,BBB
- .OR/2. BBB,BBB,CCC
- .OR/2. CCC,CCC,DDD
- .OR/2. DDD,DDD,EEE
- .OR/2. EEE,EEE,OUTPT
- .PRINT. INPUT, AAA, BBB, CCC, DDD, EEE, OUTPT
- .END.

 $OR/2 = \emptyset 6$

:FANOUT

INPUT:Ø2 AAA :Ø2 BBB :Ø2 Clear out the memory and describe the new network. CCC :Ø2 DDD :Ø2 EEE :Ø2 OUTPT:ØØ

: EXEC

OF TIME UNITS PER PULSE = $\underline{10}$ # OF TEST INPUTS = $\underline{2}$ TRACE = \underline{YES} X-PASS = \underline{YES} Execute the simulator with the trace mode on.

INPUT:<u>Ø1</u>

	I P U T	A A A	B B B	C C C	D D D	EEE	O U T P T	
 ØØØØØØØØØ00000000000000000000000	ØØØØØØ111111111	XØØØØØØØX1111111				- XXXXXØØØØØØØX111	X X X X X X ØØØØØØX 1 1	←stable state

Re-execute the network but this time set the clock up so that there will only be five update cycles per time unit. :EXEC

OF TIME UNITS PER PULSE = 5
OF TEST INPUTS = 2
TRACE = YES
X-PASS = YES

Re-executer the network this time with only five update cycles per time unit.

INPUT:<u>Ø1</u>

	I N U T	A A A	B B B	C C .C	D D D	EEE	O U T T				
ØØ: ØØ: ØØ: ØØ: ØØ: THE	Ø Ø Ø Ø CIR	1 X Ø Ø CUI	1 1 Ø Ø T H	1 1 X Ø AS	1 1 1 X Ø NOT	1 1 1 1 X RE	1 1 1 1 1 2 ACHED	A	STABLE	S	Since the network was not recompiled all outputs start with their last value. TATE After five update

cycles no stable state was reached. The next example is the design of a two bit full-

adder. First a one bit full-adder will be simulated then the modification to a two bit adder. Figure 5-4a is the basic full-adder and Figure 5-4b is how two such fulladder blocks are put together to form the circuit.

:<u>NEW</u> New network to be CLEAR MEMORY ? <u>YES</u> feed to DLS.



(a)



Figure 5-4

: <u>1øøø</u>	.INPUT.	INA, INB, INC
: <u>2øøø</u>	.EXOR/2.	INA, INB, YA
: <u>2Ø</u> Ø1	.EXOR/2.	INC,YA,SUMA
2 <u>2</u> øø2	.AND/2.	INC,YA,ZA
:2ØØ3	.AND/2.	INA, INB, XA
:2ØØ4	.OR/2.	XA,ZA,OUTC
:3ØØØ	.PRINT.	INC, INB, INA, SUMA, OUTC
:4ØØØ	.END.	

:COMP

Test the first design stage.

Describe the basic

full adder.

- .INPUT. LINA, INB, INC .EXOR/2. INA, INB, YA
- .EXOR/2. INC,YA,SUMA
- .AND/2. INC,YA,ZA
- .AND/2. INA, INB, XA
- .OR/2. XA,ZA,OUTC
- .PRINT. INC, INB, INA, SUMA, OUTC

.END.

AND/2 =Ø2 OR/2 =Ø1 EXOR/2=Ø2

: FANOUT

INA	: Ø2
INB	: Ø2
INC	: Ø2
YA	: Ø2
SUMA	:øø
ZA	:Ø1
XA	:Ø1
OUTC	:ØØ

:EXEC

OF TIME UNITS PER PULSE = $\underline{10}$ # OF TEST INPUTS =8 TRACE = $\underline{N0}$ X-PASS = \underline{YES} INA : $\underline{01010101}$

INB : ØØ11ØØ11 INC : ØØØØ1111 There are 2^n possible test patterns where n equals the number of inputs.

	I N Ċ	I N B	I N A	S U M A	O U T C	
ØØ: Ø1:: Ø12:: Ø45:: Ø56:: Ø7:	Ø Ø Ø 1 1 1	Ø Ø 1 1 Ø Ø 1 1	Ø 1 Ø 1 Ø 1 Ø	Ø 1 1 Ø 1 Ø 1	ØØ10111	

Everything checks out.

: <u>1ØØØ</u>	.INPUT.	INA, INAA, INB, INBB, INC	Modify the description
: <u>3øøø</u>	.EXOR/2.	INAA, INBB, YAA	for the second stage.
: <u>3</u> øø1	.EXOR/2.	OUTC, YAA, SUMAA	
:3ØØ2	.AND/2.	OUTC, YAA, ZAA	
: 3ØØ3	.AND/2.	INAA, INBB, XAA	
:3ØØ4	.OR/2.	XAA,ZAA,OUTCC	
:4ØØØ	.PRINT.	INC, INBB, INB, INAA, INA, OU!	CCC, SUMAA, SUMA
:5ØØØ	.END.		

129

:COMP

- .INPUT. INA, INAA, INB, INBB, INC
- .EXOR/2. INA, INB, YA
- .EXOR/2. INC, YA, SUMA
- .AND/2. INC,YA,ZA
- .AND/2. INA, INB, XA
- .OR/2. XA,ZA,OUTC
- .EXOR/2. INAA, INBB, YAA
- .EXOR/2. OUTC, YAA, SUMAA
- .AND/2. OUTC, YAA, ZAA
- .AND/2. INAA, INBB, XAA
- .OR/2. XAA,ZAA,OUTCC
- .PRINT. INC, INBB, INB, INAA, INA, OUTCC, SUMAA, SUMA
- .END.

 $AND/2 = \emptyset 4$ $OR/2 = \emptyset 2$ $EXOR/2 = \emptyset 4$

:EXEC

OF TIME UNITS PER PULSE = $\underline{20}$ # OF TEST INPUTS = $\underline{32}$ TRACE =<u>NO</u> X-PASS =<u>YES</u>

- INAA :ØØ11ØØ11ØØ11ØØ11ØØ11ØØ11ØØ11ØØ11

INB :ØØØØ1111ØØØØ1111ØØØØ1111

- INBB :ØØØØØØØ11111111ØØØØØØØØ11111111
- INC :ØØØØØØØØØØØØØØ11111111111111111

32 possible test patterns.

Ø 1 1 Ø Ø 1 1 Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø 1 Ø Ø Ø Ø Ø 1 Ø Ø 1 Ø Ø 1 Ø Ø 1 Ø Ø 1 Ø 1 Ø 1 Ø 1 1 Ø 1 Ø 1 1 Ø 1 1 Ø Ø 1 1 Ø 1 1 Ø 1 1 Ø 1 1 Ø Ø 1 Ø 1 1 Ø 1 1 Ø 1 Ø 1 Ø 1 Ø 1 1 Ø 1 Ø 1 Ø 1 1 Ø 1 1 Ø 1 Ø 1 Ø 1 1 Ø 1 Ø 1 Ø 1 1 Ø <th>I N C Ø Ø Ø Ø Ø</th> <th>O S U U I T M N C A A C A Ø Ø Ø 1 Ø Ø 1 Ø 1 Ø Ø Ø 1 Ø 1</th> <th>S U A Ø 1 Ø 1 1 Ø</th>	I N C Ø Ø Ø Ø Ø	O S U U I T M N C A A C A Ø Ø Ø 1 Ø Ø 1 Ø 1 Ø Ø Ø 1 Ø 1	S U A Ø 1 Ø 1 1 Ø
5: 1 1 Ø Ø 1 1 Ø Ø 5: 1 1 Ø 1 Ø 1 Ø 1	ØØØØØØØ1111111111111	Ø 1 Ø 1 Ø 1 Ø 1 Ø 1 Ø 1 Ø 1 Ø 1 Ø 1 Ø 1	1ØØ1Ø11Ø1Ø1Ø1ØØ1Ø11Ø1.

The modified circuit works fine.

The next example shows how the use of the initial condition aids in the circuit analysis. Figure 5-5 is anasynchronous finite state machine to be simulated.

Asynchronous Finite State Machine



Figure 5-5

New circuit for DLS to simulate.

CLEAR	MEMORY	? <u>YES</u>
: <u>1ØØØ</u>	.INPUT.	AAA,BBB
: <u>2ØØØ</u>	.AND/2.	AAA, BBB, CCC
: <u>3øøø</u>	.AND/2.	BBB,OUT,DDD
<u> 4000</u>	.OR/2.	CCC, DDD, OUT
: <u>5øøø</u>	.PRINT.	AAA, BBB, CCC, DDD, OUT
: <u>6øøø</u>	.END.	
: COMP		

- .INPUT. AAA, BBB
- .AND/2. AAA, BBB, CCC
- .AND/2. BBB,OUT,DDD
- .OR/2. CCC,DDD,OUT
- .PRINT. AAA, BBB, CCC, DDD, OUT
- .END.

131
$AND/2 = \emptyset 2$ $OR/2 = \emptyset 1$ ٨ R C D O φφφ :4000 .OR/2. CCC,DDD,OUT :COMP .INPUT. AAA, BBB .AND/2. AAA,BBB,CCC .AND/2. BBB,OUT,DDD

.OR/2. CCC,DDD,OUT IC=∅ .PRINT. AAA, BBB, CCC, DDD, OUT .END.

 $AND/2 = \emptyset 2$ $OR/2 = \emptyset1$

See what happens with OUT having a initial value.

:EXEC # OF TIME UNITS PER PULSE = 1ϕ

OF TEST INPUTS =4 TRACE =NO X-PASS = YES

AAA :Ø1ØØ BBB :111Ø

	A A A	B B B	C C C	D D D	U T	
ØØ: Ø1: Ø2: Ø3:	Ø 1 Ø	1 1 1 Ø	 Ø 1 Ø Ø	 X 1 1 Ø	X 1 1 Ø	

OUT starts in the unknown state.

IC=∅

:EXEC

# OF	r TI	ME	UNI	TS	PER	PULSE = $1\not 0$		
# OF	P TE	ST	INF	UTS	=4			
TRAC	E =	NO			_			
X-PA	ISS	=YE	S					
AAA	:Ø	1ØØ					- 1 C	Run through the
BBB	BB :111Ø							same test pattern.
	А	В	С	D	0			
	A	B	C	D	U			
	н 			رر 				
ØØ:	Ø	1	Ø	Ø	Ø			This time all
Ø2:	Ø	1	1 Ø	1 1	1 1			is well.
ø3:	ø	ø	ø	ø	ø			

The final example is another asynchronous finite state machine, this time with two possible hazards. The first problem is the need for a initial condition on the output and the second problem is that there exists a race condition in the feedback path of the circuit. Figure 5-6a is the basic circuit which has the two possible hazard conditions in it. Figure 5-6b is the modified circuit which has introduced into the feedback path a delay which should eliminate one of the hazards. Circuit with Race Condition



(a)



:NEW

CLEAR MEMORY ?YES

New circuit to be simulated.

: 1ØØØ .INPUT. AAA,BBB : 2ØØØ .NAND/2. BBB,BBB,BBN : 3ØØØ .AND/2. AAA,BBN,CCC : 4ØØØ .AND/2. AAA,OUT,DDD : 5ØØØ .AND/2. BBB,OUT,DDD : 5ØØØ .OR/4. Ø,CCC,DDD,EEE,OUT : 7ØØØ .PRINT. AAA,BBB,OUT : 8ØØØ .END.

:RESEQ

:LIST

Issue the resequence command. Then print the program.

ØØØØ	.INPUT.	AAA, BBB
ØØ1Ø	.NAND/2.	BBB,BBB,BBN
ØØ2Ø	.AND/2.	AAA, BBN, CCC
ØØ3Ø	.AND/2.	AAA,OUT,DDD
ØØ4Ø	.AND/2.	BBB,OUT,EEE
øø5ø	.OR/2.	Ø,CCC,DDD,EEE,OUT
ØØ6Ø	.PRINT.	AAA,BBB,OUT
øø7ø	.END.	

:COMP

Compile the network.

- .INPUT. AAA, BBB
- .NAND/2. BBB, BBB, BBN
- .AND/2. AAA, BBN, CCC
- .AND/2. AAA,OUT,DDD
- .AND/2. BBB,OUT,EEE
- .OR/2. Ø,CCC,DDD,EEE,OUT
- .PRINT. AAA, BBB, OUT
- .END.

$NAND/2 = \emptyset 1$	
AND/2 =Ø3	
$OR/4 = \emptyset 1$	
# OF TIME UNITS PER PULSE = 10	Execute the program and find the hazards.
# OF TEST INDUTS -1	
$\frac{1}{2} = \frac{1}{2} = \frac{1}$	
X - PASS = YES	
A B O A B II	
A B T	
ØØ: 1 1 X Ø1: 1 Ø 1 Ø2: Ø 1 1 THE CIRCUIT IS OSCILLATING Ø3: Ø Ø Ø	G There are two problems to be corrected.
:ØØ3Ø .AND/2. AAA.DELAY.DDD	
\$Ø040 .AND/2. BBB.DELAY.EEE	
:ØØ45 .AND/2. OUT,OUT,DELAY	
: \$\$\vec{\vec{\vec{\vec{\vec{\vec{\vec{	
: <u>COMP</u>	Recompile the
	corrected network.
.LNPUT. AAA,BBB	
.NAND/2. BBB,BBB,BBN	

- .AND/2. AAA,BBN,CCC
- .AND/2. AAA, DELAY, DDD
- .AND/2. BBB, BELAY, EEE
- .AND/2. OUT,OUT,DELAY
- .OR/2. Ø,CCC,DDD,EEE,OUT IC=Ø
- .PRINT. AAA,BBB,OUT
- .END.

 $\begin{array}{ll} \text{NAND/2} & = \emptyset \, 1 \\ \text{AND/2} & = \emptyset \, 4 \\ \text{OR/2} & = \emptyset \, 1 \end{array}$

: EXEC

OF TIME UNITS PER PULSE = $\underline{10}$ # OF TEST INPUTS = $\underline{8}$ TRACE = $\underline{N0}$ X-PASS = \underline{YES} AAA : $\underline{00111100}$

	A A A	B B B	O U T	
Ø1::: Ø23::: Ø567:	Ø 1 1 1 Ø	Ø 1 0 1 1 Ø 1 Ø	Ø 1 1 1 1 Ø	

The two possible hazards have been eliminated.

CHAPTER 6

CONCLUSION

6.1 A Few Last Words.

With the use of DLS it is now possible for a digital circuit designer to debug most, if not all of his digital designs in a matter of minutes. The designer also has the satisfaction that the logic is correct and that he now can concentrate on hardware connection and failure errors.

The DLS program has proven beneficial to the logic designer in several cases, including the following.

1) The simulator saves money by correcting design errors before the hardware is fabricated.

2) The simulator saves time by permiting redesign prior to fabrication.

3) The computer listing serves as documentation of the actual design.

4) The simulator aids in debugging of the hardware by supplying accurate timing diagrams to which the waveforms monitored in the system can be compared.

5) By requiring the designer to describe his work in detail, the designer is made more aware of the design techniques and any redundancies he may be prone to use.

6) By providing accounting statistics of each type of element and loading of each element, the program aids the designer in making selections of assignments and card types for the building of the hardware.

7) The computer listings expedite the checking of the circuit after the hardware is built by limiting the number of causes of errors to be checked.

8) The computer outputs allow the designer to see many signals at one time, as opposed to a few at a time, as would be the case when limited by available traces on oscilloscopes.

9) Often the design will lend itself to the case where the number of inputs is small and all combinations and permutations of the inputs can be created by the computer and the design totally checked. Usually in a hardware setup only a limited number of inputs can be checked:

10) The timing diagrams when sampled at "gate" times will often show logic spikes in hard copy as opposed to the small time duration of a spike on a scope.

BIBLIOGRAPHY

- Breuer, Melvin A., <u>Design Automation of Digital Systems</u>. New Jersey: Prentice-Hall, Inc., 1972
- Breuer, Melvin A., <u>Digital System Design Automation</u>. California: Computer Science Press, Inc., 1975
- Breuer, Melvin A., "Recent Developments in Design Automation,". Computer, May/June 1972, pp. 23-35
- Chu, Yaohan, Computer Organization and Microprogramming. New Jersey: Prentice-Hall, Inc., 1972
- Chu, Yaohan, <u>Introduction to Computer Organization</u>. New Jersey: Prentice-Hall, Inc., 1970
- Flomenhoft, Mark J., and Csencsits, Brenda m., "A Minicomputer-Based Logic Circuit Fault Simulator," <u>ACM Sigda Newsletter</u>, Vol. 4, No. 3, 1974, pp. 15-19
- Hartenstein, Reiner W., Fundamentals of Structured Hardware Design. New York: North Holland Publishing Company, 1977
- Jephson, J. S., McQuarrie, R. P., and Vogelsberg, R. E., "A Three-Value Computer Design Verification System," IBM System Journal, Vol. 8, No. 3, 1969, pp. 178-189
- Kahn, Hilary J., and May, J. W. R., "The Using of Logic Simulation in the Design of a Large Computer System," The Radio and Electronic Engineer, Vol. 43, No. 8, 1978
- Osborne, Adam, <u>8080</u> Programming For Logic Design. California: Adam Osborne and Associates, Inc., 1976
- Ulrich, E.G., and Baker, T., "Concurrent Simulation of Nearly Identical Digital Networks," <u>Computer</u>, April 1974, pp.39-44
- Yoeli, Michael, and Rinon, Shlomo, "Application of Ternary Algebra to the Study of Static Hazards," Journal of the Association for Computing Machinery, Vol. 11, No. 1, 1964, pp. 84-97