

**UCC Library and UCC researchers have made this item openly available.  
Please [let us know](#) how this has helped you. Thanks!**

<b>Title</b>	Reconfigurable horizontal-vertical carrier transport in graphene/HfZrO field-effect transistors
<b>Author(s)</b>	Dragoman, Mircea; Modreanu, Mircea; Povey, Ian M.; Dinescu, Adrian; Dragoman, Daniela
<b>Publication date</b>	2019-09-26
<b>Original citation</b>	Dragoman, M., Modreanu, M., Povey, I. M., Dinescu, A. and Dragoman, D. (2019) 'Reconfigurable horizontal-vertical carrier transport in graphene/HfZrO field-effect transistors', Nanotechnology. doi: 10.1088/1361-6528/ab4832
<b>Type of publication</b>	Article (peer-reviewed)
<b>Link to publisher's version</b>	<a href="http://dx.doi.org/10.1088/1361-6528/ab4832">http://dx.doi.org/10.1088/1361-6528/ab4832</a> Access to the full text of the published version may require a subscription.
<b>Rights</b>	© 2019, IOP Publishing Ltd. This Accepted Manuscript is available for reuse under a CC BY-NC-ND 3.0 licence after a 12 month embargo period. After the embargo period, everyone is permitted to use copy and redistribute this article for non-commercial purposes only, provided that they adhere to all the terms of the licence <a href="https://creativecommons.org/licences/by-nc-nd/3.0">https://creativecommons.org/licences/by-nc-nd/3.0</a> <a href="https://creativecommons.org/licences/by-nc-nd/3.0">https://creativecommons.org/licences/by-nc-nd/3.0</a>
<b>Embargo information</b>	Access to this article is restricted until 12 months after publication by request of the publisher.
<b>Embargo lift date</b>	2020-09-26
<b>Item downloaded from</b>	<a href="http://hdl.handle.net/10468/8718">http://hdl.handle.net/10468/8718</a>

Downloaded on 2021-11-27T10:46:32Z

ACCEPTED MANUSCRIPT

# RECONFIGURABLE HORIZONTAL-VERTICAL CARRIER TRANSPORT IN GRAPHENE/HfZrO FIELD-EFFECT TRANSISTORS

To cite this article before publication: Mircea L Dragoman *et al* 2019 *Nanotechnology* in press <https://doi.org/10.1088/1361-6528/ab4832>

## Manuscript version: Accepted Manuscript

Accepted Manuscript is “the version of the article accepted for publication including all changes made as a result of the peer review process, and which may also include the addition to the article by IOP Publishing of a header, an article ID, a cover sheet and/or an ‘Accepted Manuscript’ watermark, but excluding any other editing, typesetting or other changes made by IOP Publishing and/or its licensors”

This Accepted Manuscript is © 2019 IOP Publishing Ltd.

During the embargo period (the 12 month period from the publication of the Version of Record of this article), the Accepted Manuscript is fully protected by copyright and cannot be reused or reposted elsewhere.

As the Version of Record of this article is going to be / has been published on a subscription basis, this Accepted Manuscript is available for reuse under a CC BY-NC-ND 3.0 licence after the 12 month embargo period.

After the embargo period, everyone is permitted to use copy and redistribute this article for non-commercial purposes only, provided that they adhere to all the terms of the licence <https://creativecommons.org/licenses/by-nc-nd/3.0>

Although reasonable endeavours have been taken to obtain all necessary permissions from third parties to include their copyrighted content within this article, their full citation and copyright line may not be present in this Accepted Manuscript version. Before using any content from this article, please refer to the Version of Record on IOPscience once published for full citation and copyright details, as permissions will likely be required. All third party content is fully copyright protected, unless specifically stated otherwise in the figure caption in the Version of Record.

View the [article online](#) for updates and enhancements.

# RECONFIGURABLE HORIZONTAL-VERTICAL CARRIER TRANSPORT IN GRAPHENE/HfZrO FIELD-EFFECT TRANSISTORS

Mircea Dragoman<sup>1\*</sup>, Mircea Modreanu<sup>2</sup>, Ian M. Povey<sup>2</sup>, Adrian Dinescu<sup>1</sup>, Daniela Dragoman<sup>3,4</sup>

<sup>1</sup>National Institute for Research and Development in Microtechnology (IMT), Str. Erou Iancu Nicolae 126A, 077190 Voluntari, Romania.

<sup>2</sup>Tyndall National Institute, Lee Maltings Complex, Dyke Parade, Cork, Ireland

<sup>3</sup>Univ. of Bucharest, Physics Faculty, P.O. Box MG-11, 077125 Bucharest, Romania

<sup>4</sup>Academy of Romanian Scientists, Splaiul Independentei 54, 050094 Bucharest, Romania

## Abstract

We have fabricated at wafer level field-effect-transistors (FETs) having as channel graphene monolayers transferred on a HfZrO ferroelectric, grown by atomic layer deposition on a doped Si (100) substrate. These FETs display either horizontal or vertical carrier transport behavior, depending on the applied gate polarity. In one polarity, the FETs behave as a graphene FET where the transport is horizontal between two contacts (drain and grounded source) and is modulated by a back-gate. Changing the polarity, the transport is vertical between the drain and the back-gate and, irrespective of the metallic contact type, Ti/Au or Cr/Au, the source-drain bias modulates the height of the potential barrier between HfZrO and the doped Si substrate, the carrier transport being described by a Schottky mechanism at high gate voltages and by a space-charge limited mechanism at low gate voltages. Vertical transport is required by three-dimensional integration technologies for increasing the density of transistors on chip.

## 1. Introduction

Reconfigurable nanoelectronic devices have emerged recently in the context of atomically thin materials or 2D materials. Several nanoelectronic device functionalities, which are normally performed by different devices, could be produced in a single, reconfigurable device, via electrostatic doping, i.e. a single or several gate voltages determine the carrier type ( $n$  or  $p$ ) and the corresponding densities, replacing chemical doping. It is worth mentioning that, although electrostatic doping is not a technique exclusively used for 2D materials without (as graphene) or with bandgap (as transition metal dichalcogenides), in the case of 2D materials it is very often the only option for doping.

For example, in graphene, the carrier type is selected by a gate voltage that shifts the Fermi level above or below the Dirac point, where the density of carriers is zero, inducing  $n$  or  $p$  doping [1], whereas electrostatic doped contacts can be used also to implement  $n$  and  $p$  MOSFETs in a single device with an on/off ratio of  $10^4$  and black phosphorus as channel [2]. The same concept, with buried electrode to reconfigure a field-effect transistor (FET) as an  $n$  or  $p$  transistor, was used in the case of FETs based on a monolayer WSe<sub>2</sub> channel [3]. A similar reconfigurable FET, with buried electrode and a WSe<sub>2</sub> channel, was shown to function as either one of three fundamental devices:  $p$ - $n$  diode, MOSFET or bipolar junction transistor [4].

Electrostatic doping is used not only to implement several devices in a single one, but also to obtain multiple circuits functionalities in a single device. In particular, graphene barristors have demonstrated reconfigurable logic gates [5], while OR, XOR or majority gates were implemented using a single field-effect device electrostatically doped by various metallic gates [6]. Moreover, reconfigurable microwave switches and resonators were demonstrated based on the metal-semiconductor transition in MoS<sub>2</sub> monolayers induced by a DC voltage [7, 8], whereas gated metal-insulator transition in MoTe<sub>2</sub> was proven experimentally recently [9]. In addition, electrostatic doping could be used in a large range of devices that are not based on 2D materials, such as Schottky barrier MOSFETs, reconfigurable FETs based on nanowires, carbon nanotubes,

1  
2  
3 or tunneling FETs, providing a very good control on carrier concentration profiles [10]. For  
4 instance, single-walled carbon nanotubes connected by two metallic electrodes in a buried gate  
5 configuration work as either a  $p$ - $n$  diode or as ambipolar FET, depending on the applied gate  
6 voltages [11].  
7  
8  
9

10  
11  
12 Reconfigurable nanoelectronic devices based on atomically thin materials could have a  
13 very important role in future architecture electronics, since the implementation of multiple  
14 functionalities in a single device could reduce drastically the dimensions of circuits, being thus  
15 an enhancement of Moore's law, based on CMOS transistors, as it reaches its limits. In this  
16 respect, our paper describes a FET which is able to reconfigure into a horizontal or vertical FET  
17 depending on the gate voltage. The transistor, consisting of a  $p$ -Si substrate, which plays the role  
18 of a backgate G, on which a thin layer of HfZrO is grown, on top of which a graphene monolayer  
19 is deposited and source S and drain D electrical contacts are patterned, changes not only the  
20 direction of current flow but also the charge carrier source and transport mechanisms as the gate  
21 voltage polarity is changed. Moreover, the ability to work in a vertical transport regime is of  
22 particular interest for three-dimensional integration of nanoelectronic devices – a technology that  
23 promises a significant increase in the density of transistors on chip [12].  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41

## 42 **2. Operation principle and fabrication of the reconfigurable graphene/HfZrO transistor**

43  
44 A schematic diagram of the device is represented in Fig. 1, which indicates also the two possible  
45 current flow directions in the three-terminal device (see red arrows in the left side figures). The  
46 band diagrams in both cases are displayed for  $V_D = 0$  and  $V_G = 0$ . Irrespective of the voltage  
47 values on the  $p$ -Si contact, there is a horizontal current flow, as represented in Fig. 1(a). In the  
48 band diagram in Fig. 1(a),  $\phi_m$  denotes the workfunction of metal M from which the S and D  
49 electrodes are fabricated. On the other hand, there is a possibility for vertical current flow  
50 between  $p$ -Si and the drain D contact because the HfZrO layer is very thin, the structure being  
51 equivalent to a metal-insulator-semiconducting configuration with well-known rectification  
52  
53  
54  
55  
56  
57  
58  
59  
60

1  
2  
3 characteristics. Therefore vertical transport occurs only for positive voltages applied on the *p*-Si  
4 contact. The relevant band diagram in this case is represented in Fig. 1(b) for  $V_D = 0$  and  $V_G = 0$ .  
5  
6

7  
8 As a consequence, when the gate voltage  $V_G$  applied on the *p*-Si substrate is negative, the  
9 device behaves as a usual graphene FET (the vertical current flow being disabled), the current  
10 measured between the S and D electrodes (the drain current  $I_D$ ) flowing in the horizontal  
11 direction and being channelled by graphene, HfZrO playing the role of the gate dielectric. In this  
12 case *p*-Si, and the S and D electrodes fulfil their expected roles, these roles being indicated in the  
13 parentheses. As  $V_G$  increases in absolute value (becomes more negative), the Fermi level in  
14 graphene moves in the direction indicated by the arrow at right.  
15  
16  
17  
18  
19  
20  
21  
22

23  
24 However, if the voltage applied on *p*-Si is positive, the two current paths mentioned  
25 above are both enabled, but the vertical current is dominant since the charge carrier  
26 concentration in *p*-Si is much larger than in graphene. As a result, the overall direction of current  
27 flow becomes vertical, the charge carriers collected by the drain electrode originating mainly  
28 from *p*-Si. Thus, *p*-Si becomes the effective S electrode, fact that is suggested by the parentheses  
29 in Fig. 1(b), left. These positive charges have to overcome the potential barrier between *p*-Si and  
30 HfZrO before traversing the graphene layer and being collected by the D electrode. Although  
31 apparently the device should transform into a diode, the third electrode is able to modulate the  
32 current between *p*-Si and S, and hence the former S electrode plays the role of gate (role that is  
33 indicated in the parenthesis). To understand this modulation effect, it should be noted that the  
34 ultrathin HfZrO layer becomes polarized by the proximity with the doped Si layer and graphene,  
35 which is equivalent to the application of a weak electric field on the ferroelectric material. As  $V_D$   
36 (the voltage between S and D electrodes) increases towards positive values the equivalent  
37 electric field on HfZrO decreases (dashed red lines in the figure at right as response to the shift  
38 of the Fermi level in graphene represented by the arrow) and the barrier height seen by charge  
39 carriers from *p*-Si increases. As a result, the current collected by the D electrode decreases.  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60

1  
2  
3 The considerations above indicate that the three-terminal device proposed in this paper is  
4 a transistor in the sense that the voltage applied on one terminal modulates the current flowing  
5 through the other two terminals. However, it is not a typical FET because the role of source and  
6 gate electrodes changes with the polarity applied on p-Si.  
7  
8  
9

10  
11  
12 The graphene/HfZrO transistors were fabricated following several steps. In the first step,  
13 6 nm of  $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2$  thin film was grown on a 4 inch *p*-doped Si (100) wafer by the atomic layer  
14 deposition (ALD) method. Further, a high-quality CVD-grown monolayer of graphene  
15 (Graphenea, <https://www.graphenea.com>) was transferred on  $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2$  over the entire wafer.  
16  
17  
18  
19

20  
21  
22 The wafer was cut in two chips, one being used for graphene/ferroelectric memories [13]  
23 and the other for the present study. Therefore, details regarding the ALD growth method and the  
24 structural characterization of  $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2$  are found in [13] and the accompanying supporting  
25 information. Before graphene transfer, a detailed structural analysis was performed for  $\text{Hf}_x\text{Zr}_{1-x}$   
26  $\text{O}_2$ . X-ray photoelectron spectroscopy (XPS) analysis dedicated to find the precise chemical  
27 composition of  $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2$  indicated that  $x = 0.45$ , so that the HfZrO thin film that we refer to is  
28 in fact  $\text{Hf}_{0.45}\text{Zr}_{0.55}\text{O}_2$ . The thickness of HfZrO, measured by spectroscopic ellipsometry, is  
29  $5.8 \pm 0.2$  nm using an optical model reported before [14, 15]. GIXRD patterns for HfZrO revealed  
30 the occurrence of the  $\text{HfO}_2(\text{ZrO}_2)$  orthorhombic phase, with Pbc21 symmetry. Extensive PFM  
31 (Piezoelectric Force Microscopy) analysis was carried out to establish the ferroelectricity of the  
32 samples, while Raman spectroscopy confirmed the quality of the graphene monolayer, by  
33 showing only the 2D and G peaks with a ratio  $> 1.9$  over 80% of the wafer area; further details  
34 are given in [13] and the corresponding supporting information.  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49

50  
51 The graphene channels were patterned in a bow-tie shape by e-beam, using a RAITH e-  
52 Line, and then etched by RIE in oxygen plasma (equipment: SENTECH Etchlab 200) (see Fig.  
53 2(a)). Two types of graphene/HfZrO FETs metallic electrodes for source S and drain D were  
54 then patterned on top of the graphene channel: Cr (5 nm)/Au (100 nm) and Ti (5 nm)/Au (100  
55 nm), with dimensions of  $150 \mu\text{m} \times 150 \mu\text{m}$ . The S and D electrodes were patterned by e-beam  
56  
57  
58  
59  
60

1  
2  
3 lithography and deposited by an e-beam Temescal FC200 evaporation system. Figure 2(b) shows  
4 the optical image of the chip containing graphene/HfZrO FETs at right and the SEM of one  
5 fabricated device at left. The FETs had channel lengths of  $L = 400$  nm and widths of  $W = 300$  nm  
6 for both types of contacts. 50 FETs were fabricated on a single chip of graphene/HfZrO/Si, 25  
7 FETs for each type of contacts.

8  
9  
10  
11  
12  
13  
14 As mentioned before, we investigated the effect of two types of contacts: Ti/Au and  
15 Cr/Au on the device operation. The reason of studying these two types of contacts is that they are  
16 among the most common used contacts and because their contact resistivity in graphene-based  
17 devices is quite different [16]. As such, devices with these two types of contacts could have  
18 dissimilar characteristics, since graphene plays a major role, being either channel or modulating  
19 the HfZrO barrier.

### 30 31 **3. Electrical characterization of the device and discussions**

32  
33 The electrical characterization of graphene/HfZrO FETs was performed using a Keithley SCS  
34 4200 station, all three channels being equipped with low noise amplifiers and connected to a  
35 probe station enclosed in a Faraday cage, where all on-chip measurements were carried out. We  
36 have measured all 50 transistors on the chip, and found that 6 did not work because the metallic  
37 contacts were exfoliated during measurements. We have not used any fitting algorithms during  
38 or after measurements, and all measurements were double-swept at various sweeping rates to  
39 guarantee the accuracy of measurements.

40  
41  
42  
43  
44  
45  
46  
47  
48  
49 Typical drain current  $I_D$  versus gate voltage  $V_G$  characteristics for different drain voltage  
50  $V_D$  values indicated in the legend for graphene/HfZrO FETs with Ti-Au contacts are shown in  
51 Fig. 3(a). One can observe from this figure a linear  $I_D$ - $V_G$  region for large drain voltages, with  
52 small current values at negative  $V_G$  (detailed also in the inset), and a non-linear  $I_D$ - $V_G$  region,  
53 with large current values and hysteretic behavior, for positive gate voltages. These two behaviors  
54 can be attributed to the horizontal and vertical transport regimes, respectively, corresponding to  
55  
56  
57  
58  
59  
60



1  
2  
3 the situations where the charge carriers are transported by the graphene channel (characterized  
4 by a relatively small density of states) between source and drain and, respectively, flow between  
5 the gate electrode and drain, through the doped silicon/HfZrO interface. The transition between  
6 these two transport regimes is illustrated by the humps in the  $I_D$  current in the inset for small  
7 positive  $V_G$  values. Although the  $I_D$ - $V_G$  dependence in the inset seems to be linear, so that the  
8 graphene FET does not go in an off state, a closer examination of the inset for low  $V_D$  values  
9 show (see Fig. 3(b), where only the graphene FET behavior/negative  $V_G$  region is of interest) that  
10 in this case the characteristics are non-linear and that there is at least a two-orders-of-magnitude  
11 variation in the drain current when the gate voltage is swept from near 0 to -20 V. This suggests  
12 that there is a small ferroelectric-induced bandgap, of about 180 meV, which, however, can  
13 easily be overcome for drain voltages of a few volts. This finding is similar to theoretical  
14 predictions of bandgap opening in bilayer graphene when transferred on a ferroelectric layer and  
15 is attributed to the spontaneous polarization field of the ferroelectric [17]. Note that the almost  
16 constant  $I_D$  value in Fig. 3(b) for  $V_D = 2$  V and small positive values of  $V_G$  corresponds to the  
17 humps in the  $I_D$  current in the inset in Fig. 3(a) mentioned before, and indicates a transition  
18 region between horizontal and vertical transport regimes.

19  
20  
21 Moreover, we have recently performed atomistic simulation regarding graphene/HfZrO  
22 and we have observed the occurrence of an induced bandgap by the ferroelectric HfZrO due to  
23 orbital hybridization and locally deformed graphene structure [18]. The bandgap of 0.18 eV is  
24 very near to the theoretical value of 0.25 eV for atomistic structures formed by graphene/HfZrO  
25 and terminated with Hf atoms. This fact is of utmost importance since only hexagonal boron  
26 nitride (h-BN) is known to induce a bandgap in graphene. However, h-BN is difficult to be  
27 grown at the wafer level for graphene logical applications, while HfZrO can be grown on Si  
28 wafers of any size.

29  
30  
31 Another observation that can be made from Fig. 3(a) is that, whether the gate voltage  
32 modulates the charge density in the graphene channel (for negative  $V_G$  values/positive  $I_D$ ), as  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60

1  
2  
3 expected, in the vertical transport regime (for positive  $V_G$  values/negative  $I_D$ ), the  $V_D$  bias seems  
4  
5 to shift the gate voltage value at which the current starts to increase/takes negative values. This  
6  
7 shift is almost linear in  $V_D$ , with a slope of 1.74, as can be seen from Fig. 3(c). The third  
8  
9 observation is that, in the vertical transport regime, where  $V_G$  plays the role of the drain voltage,  
10  
11 the charge transport mechanism seems to change with  $V_D$ , from a hysteresis-free, abrupt  
12  
13 variation for  $V_D = 0$ , to a slower variation, associated to a significant hysteresis for large  $V_D$   
14  
15 values.  
16  
17

18  
19 Based on the considerations above, we investigated the transport mechanism at  $V_D = 0$  V  
20  
21 and 6 V, respectively. In the first case, a double-logarithmic  $I_D$ - $V_G$  dependence, shown in the  
22  
23 inset of Fig. 4(a), revealed a  $I_D = V_G^\alpha$  dependence with  $\alpha = 4$  for low  $V_G$  values and  $\alpha = 1.4$  for  
24  
25 high gate voltages. The first case is consistent with a space charge limited current mechanism, in  
26  
27 which the negatively-charged traps/residual impurities related to the hydroxyl groups in the  
28  
29 interfacial layer that forms between HfZrO and the Si substrate during ALD deposition [19, 20],  
30  
31 enhance the applied electric field. On the other hand, Fig. 4(a) shows that at high  $V_G$  values the  
32  
33 transport mechanism is consistent with Schottky emission, the experimental data fitting well the  
34  
35 relation :  
36  
37  
38  
39  
40  
41  
42

$$I_D \propto \exp \left[ - \frac{e(\phi_B - \sqrt{eE/4\pi\epsilon})}{k_B T} \right] \quad (1)$$

43  
44  
45  
46  
47  
48  
49 where  $\phi_B$  is the barrier height,  $E$  the applied electric field (proportional to  $V_G$ ),  $\epsilon$  the permittivity  
50  
51 of the material,  $k_B$  the Boltzmann constant and  $T$  the room temperature. As suggested by Fig.  
52  
53 3(b), the height of  $\phi_B$  is modulated by the drain voltage. The slope of the  $\ln(I_D)$ - $(V_G)^{1/2}$   
54  
55 dependence is about 0.66, as can be seen from Fig. 4(a), from which the relative permittivity of  
56  
57 HfZrO is found to be about 28 taking into account the potential drops on Si and the ferroelectric  
58  
59  
60

1  
2  
3 layer with a thickness of 6 nm. This value of the relative permittivity of HfZrO is in very good  
4 agreement with that in Ref. [21].  
5

6  
7 A similar  $\ln(I_D)$ – $\ln(V_{G,sh})$  dependence for  $V_D = 6$  V, where  $V_{G,sh}$  is the (shifted)  $V_G$  value  
8 measured from the gate voltage at which  $I_D = 0$  (see the shift of  $V_G$  with  $V_D$  discussed above),  
9 shows that for all  $V_G$  values the  $\alpha$  exponent in  $I_D = V_G^\alpha$  is almost equal to or higher than 2,  
10 indicating again a space charge limited current mechanism. Note that as  $V_D$  increases, the  
11 effective barrier height at the Si/HfZrO interface also increases, as can be seen from the decrease  
12 in the  $I_D$  value. Thus, for large  $V_D$  values the traps in the interfacial layer between HfZrO and the  
13 Si dominate the charge transport, a fact supported also by the appearance of hysteretic behavior,  
14 illustrated in Figs. 3(a) and 4(b).  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25

26 Figure 5 depicts the gate voltage dependence of the parameter  $g_m = \Delta I_D / \Delta V_G$  in the  
27 graphene/HfZrO FET with Ti-Au contacts discussed previously. In the horizontal transport  
28 regime  $g_m$  is identical to the transconductance of the FET, while in the vertical transport regime  
29 it should be identified with the conductance of the device, since in this case the role of gate and  
30 drain contacts interchange. However, as can be seen from this figure,  $g_m$  takes values higher than  
31 3 mS, which shows that the current can be significantly modulated by changing  $V_G$ .  
32  
33  
34  
35  
36  
37  
38  
39

40 Typical  $I_D$ – $V_G$  dependences for different drain voltage values in the legend for  
41 graphene/HfZrO FETs with Cr-Au contacts are shown in Fig. 6(a), the inset illustrating a detail  
42 of these dependencies for the horizontal transport regime, through the graphene channel, case in  
43 which the current takes positive values. Neither in this regime, nor in the vertical transport  
44 regime, for which  $I_D$  is negative, are the characteristics linear, but the hysteretic behavior  
45 observed in the vertical transport regime in FETs with Ti-Au contacts is barely observable.  
46 Although the  $I_D$ – $V_G$  characteristics are nonlinear for negative  $V_G$  voltages, the graphene/HfZrO  
47 FET seems not to go into an off state for high  $V_D$  values, as for the case of FETs with Ti-Au  
48 contacts. However, a logarithmic dependence of the curves in the inset of Fig. 6(a) for small  
49 drain voltages, shown in Fig. 6(b), indicate again a strong variation of current between on and off  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60

states, of at least three orders of magnitude, when  $V_G$  sweeps between positive and negative values. This current variation is larger than for the devices with Ti-Au contacts, suggesting that a higher ferroelectric-induced bandgap opens in this case, of about 180 meV.

In addition, in comparison to the FETs with Ti-Au contacts, the current at  $V_D = 0$  is smaller, but can be enhanced significantly at negative  $V_D$  values, this parameter modulating again the effective barrier at the Si/HfZrO interface. The shift of the gate voltage at which the sign of the current changes with  $V_D$  is illustrated in Fig. 6(c). At negative  $V_D$  values this shift could be fitted by a linear dependence with a slope of 0.95, while at positive  $V_D$  values the slope of the linear fit changes to 2.3. All these findings suggest that the unavoidable trap distributions at the ferroelectric/contact interface are different in the two situations studied in this paper.

To identify the conduction mechanism in FETs with Cr-Au contacts in the vertical transport regime, we have once again plotted the  $\ln(I_D)$ - $\ln(V_G)$  dependence for  $V_D = 0$  (low current, slower  $I_D$  variation with  $V_G$ ) and, respectively, the  $\ln(I_D)$ - $\ln(V_{G,sh})$  characteristic for  $V_D = -12$  V (high current, rapid  $I_D$  variation with  $V_G$ ). The corresponding results are illustrated in Figs. 7(a) and (b). In the first case, at low  $V_G$  values, the experimental data can be fitted by a  $I_D = V_G^\alpha$  dependence, with  $\alpha = 3.8$ , which suggests a space charge limited current mechanism, the same mechanism being also responsible for charge transport at high  $V_G$  values, where  $\alpha = 1.8$ . The latest value is close to 2, i.e. to the Child's square law dependence. The fit in the inset of Fig. 7(a) supports this transport mechanism. However, when  $V_G$  decreases, the  $\ln(I_D)$ - $\ln(V_{G,sh})$  curve suggests a space charge limited transport at low gate voltages ( $\alpha = 2.76$ , as can be seen from the inset in Fig. 7(b)), but at high voltages the current can again be fitted with a Schottky emission law, as shown in Fig. 7(b). What is remarkable is that the slope of the dependence  $\ln(I_D) = f(V_G^{1/2})$ , i.e. 0.64, is very close to the 0.66 value found for FETs with Ti-Au contacts. This fact supports the identification of Schottky emission as the dominant mechanism in the low-potential-barrier at the Si/HfZrO interface regime, because the obtained relative permittivity of

1  
2  
3 the ferroelectric is comparable in the two situations. In this case the value of this parameter is  
4  
5 about 31. The potential barrier at the Si/HfZrO interface is modulated by  $V_D$ .  
6

7  
8 The possibility of modulating the current via the gate voltage, expressed by the  $g_m$   
9  
10 parameter, is illustrated in Fig. 8,  $g_m$  taking again values up to 3 mS. The same considerations  
11  
12 related to the interpretation of this parameter as for FETs with Ti-Au contacts hold also in this  
13  
14 case.  
15

#### 16 17 18 19 **4. Conclusions**

20  
21 We have demonstrated a CMOS-technology compatible graphene/HfZrO FET fabricated at  
22  
23 wafer level where the transport of carriers is either horizontal, at negative gate voltages between  
24  
25 drain-source, or vertical via HfZrO/Si interface at positive gate voltages. Thus, the direction of  
26  
27 the transport is controlled by the polarity of the gate voltage. In addition, the value of the current  
28  
29 differs significantly for the two gate polarities, emphasizing the change of the source of charge  
30  
31 carriers.  
32  
33

34  
35 In the horizontal transport regime, we have found that the ferroelectric layer induces a  
36  
37 small bandgap in the device channel, the magnitude of which depends on the contacts. This  
38  
39 bandgap is apparent for transport at low drain voltages and induces an on/off current ratio of at  
40  
41 least two orders of magnitude for FETs with Ti-Au contacts and at least three orders of  
42  
43 magnitudes for FETs with Cr-Au contacts.  
44  
45

46  
47 In the vertical transport, at high voltages the current can be fitted with a Schottky  
48  
49 emission, while at low-voltages we have a space charge limited current, and traps are dominating  
50  
51 the transport. We have found that the trap distribution depends on the interface  
52  
53 ferroelectric/contacts, being different for Ti/Au and Cr/Au contacts on HfZrO, contacts which  
54  
55 have a different resistivity in graphene-based devices.  
56  
57

58  
59 In conclusion, the reconfigurable graphene/HfZrO FET is able to change the transport  
60  
direction from vertical to horizontal via a change in the gate polarity, which makes it among the

1  
2  
3 first devices able to work in either a two-dimensional or a three-dimensional nanoelectronic  
4  
5 architecture, essential for high-density electronics. In addition, our results have emphasized the  
6  
7 fact that, although the conduction mechanisms are the same, irrespective of the metal contact  
8  
9 type, different contacts influence significantly the performance of the reconfigurable  
10  
11 graphene/HfZrO FETs.  
12  
13

14  
15  
16  
17 Some of the authors (MD, MA, AD and DD) acknowledge the financial support of  
18  
19 project number PN-III-P4-ID-PCCF-2016-0033.  
20  
21  
22  
23  
24  
25

#### 26 **Acknowledgments.**

27  
28 The authors would like to thanks Prof. Marco Farina, Dr. Andrea Di Donato and Dr. Eleonora  
29  
30 Pavoni from Università Politecnica delle Marche, Ancona, Italy for performing the  
31  
32 Piezoresponse Force Microscopy measurements on our samples. Some of the authors (MD, AD  
33  
34 and DD) acknowledge the financial support of project number PN-III-P4-ID-PCCF-2016-0033.  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60

## References

- [1] K. S. Novoselov, A. K. Geim, S. V. Morozov, D. Jiang, Y. Zhang, S. V. Dubonos, I. V. Grigorieva, and A. A. Firsov, Electric field effect in atomically thin carbon films, *Science* 306, 666-668 (2004).
- [2] M. C. Robinson and S. S. J. Koester, Black phosphorus p- and n- MOSFETs with electrostatically doped contacts, *IEEE Electron Dev. Lett.* 38, 285-288 (2017).
- [3] P. Dhakras, P. Agnihotri, H. Bakhr, H. L. Huges, and J.U. Lee, TID effects in reconfigurable MOSFETs using 2-D semiconductor WSe<sub>2</sub>, *IEEE Trans. Nuclear Sci.* 65, 53-57 (2018).
- [4] P. Dhakras, P. Agnihotri, and J. U. Lee, Three-fundamental devices in one: a reconfigurable multifunctional device in two-dimensional WSe<sub>2</sub>, *Nanotechnology* 28, 265203 (2017).
- [5] Y. Liu, G. Zhang, H. Zhou, Z. Li, R. Cheng, Y. Xu, V. Gambin, Y. Huang, and X. Duan, Ambipolar barristors for reconfigurable logic circuits, *Nano Lett.* 17, 1448-1454 (2017).
- [6] G. V. Riesta, Y. Balaji, D. Lin, I. P. Radu, F. Catthoor, P.-E. Gaillardon, and G. De Micheli, Doping-free complementary logic gates enabled by two-dimensional polarity-controlable transistors, *ACS Nano* 12, 7039-7047 (2018).
- [7] M. Dragoman, A. Cismaru, M. Aldrigo, A. Radoi, and D. Dragoman, Switching microwaves via semiconductor-isolator reversible transition in a thin-film of MoS<sub>2</sub>, *J. Appl. Phys.* 118, 045710 (2015).
- [8] M. Dragoman, A. Cismaru, M. Aldrigo, A. Radoi, A. Dinescu, and D. Dragoman, MoS<sub>2</sub> thin films as electrically tunable materials for microwave applications, *Appl. Phys. Lett.* 107, 243109 (2015).
- [9] Y. Wang, J. Xiao, H. Zhu, Y. Li, Y. Alsaïd, K. Y. Fong, Y. Zhou, S. Wang, W. Shi, Y. Wang, A. Zettl, E. J. Reed, and X. Zhang, Structural phase transition in monolayer MoTe<sub>2</sub> driven by electrostatic doping, *Nature* 550, 487-491 (2017).

- 1  
2  
3 [10] G. Gupta, B. Rajasekharan, and R. J. E. Hueting, Electrostatic doping in semiconductor  
4 devices, *IEEE Trans. Electron Dev.* 64, 3044-3055 (2017).  
5  
6  
7 [11] J. U. Lee, P. P. Gipp and C. M. Heller, Carbon nanotube p-n junction diodes, *Appl. Phys.*  
8 *Lett.* 85, 145-147 (2004).  
9  
10  
11 [12] M. M. Shulaker, G. Hills, R. S. Park, R. T. Howe, K. Saraswat, H.-S. P. Wong, and S. Mitra,  
12 Three-dimensional integration of nanotechnologies for computing and data storage on a single  
13 chip, *Nature* 547, 74-78 (2017).  
14  
15 [13] M. Dragoman, M. Modreanu, I. M. Povey, A. Dinescu, D. Dragoman, A. Di Donato, E.  
16 Pavoni, and M. Farina, Wafer-scale very large memory windows in graphene monolayer/HfZrO  
17 ferroelectric capacitors, *Nanotechnology* 29, 425204 (2018). Supporting information:  
18  
19 [http://iopscience.iop.org/0957-4484/29/42/425204/media/NANO\\_29\\_42\\_425204\\_suppdata.pdf](http://iopscience.iop.org/0957-4484/29/42/425204/media/NANO_29_42_425204_suppdata.pdf)  
20  
21  
22 [14] M. Modreanu, J. Sancho-Parramon, O. Durand, B. Servet, M. Stchakovsky, C. Eybert, C.  
23 Naudin, A. Knowles, F. Bridou, M.-F. Ravet, Investigation of thermal annealing effects on  
24 microstructural and optical properties of HfO<sub>2</sub> thin films, *Appl. Surf. Sci.* 253,1, 328 (2006).  
25  
26 [15] J. Sancho-Parramon, M. Modreanu, S. Bosch, M. Stchakovsky, Optical characterization of  
27 HfO<sub>2</sub> by spectroscopic ellipsometry: Dispersion models and direct data inversion, *Thin Solid*  
28 *Films*, 516, 22, 7990 (2008)  
29  
30 [16] F. Giubileo and A. Di Bartolomeo, The role of contact resistance in graphene field-effect  
31 devices, *Prog. Surf. Sci.* 92, 143-175 (2017).  
32  
33 [17] J. Ding, L.-W. Wen, H.-D. Li, X.-B. Kang, J.-M. Zhang, First-principles investigation of  
34 graphene on the ferroelectric LiNbO<sub>3</sub>(001) surface, *EPL* 104, 17009 (2013).  
35  
36 [18] G.A. Nemnes, D.Dragoman and M.Dragoman, Graphene bandgap induced by ferroelectric  
37 Pca21 HfO<sub>2</sub>substrate: a first-principles study, *Phys. Chem. Chem. Phys.* **21**, 15001-15006  
38 (2019).  
39  
40 [19] H. García, H. Castán, S. Dueñas, L. Bailón, F. Campabadal, O. Beldarrain, M. Zabala, M.  
41 Bagallo González, and J. M. Rafí, Electrical characterization of atomic-layer-deposited  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60



1  
2  
3 hafnium oxide films from hafnium tetrakis(dimethylamide) and water/ozone: effects of growth  
4 temperature, oxygen source, and postdeposition annealing, *J. Vac. Sci. Technol. A* 31, 01A127  
5  
6 (2013).  
7

8  
9  
10 [20] Y. W. Kim, Y. Roh, J.-B. Yoo, and H. Kim, Characteristics of atomic layer deposition  
11 grown  $\text{HfO}_2$  films after exposure to plasma treatments, *Thin Solid Films* 515, 2984-2989 (2007).  
12

13  
14 [21] T. S. Bösccke, P. Y. Hung, P. D. Kirsch, M. A. Quevedo-Lopez, and R. Ramírez-Bon,  
15 Increasing permittivity in  $\text{HfZrO}$  thin films by surface manipulation, *Appl. Phys. Lett.* 95,  
16  
17 052904 (2009).  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60

Accepted Manuscript

## Figure captions

Fig. 1 Schematic configuration of the device and relevant band diagrams for the (a) horizontal, and (b) vertical transport regimes for  $V_D = 0$  and  $V_G = 0$ . The red lines in the figures at left indicate the direction of current flow.

Fig. 2 (a) Graphene monolayer channel cut in a bowtie shape. (b) Optical image of the chip containing graphene/HfZrO FETs (right) and SEM of one FET (left), showing the graphene channel between S and D.

Fig. 3 (a)  $I_D$ - $V_G$  dependences in graphene/HfZrO FETs with Ti-Au contacts, for different  $V_D$  values shown in the legend. Inset: detail for positive  $I_D$  values. (b) Logarithmic scale representation for the detail in (a) for small drain voltages. (c)  $V_D$  dependence of the shift of  $V_G$  values for which  $I_D = 0$  for the same FETs.

Fig. 4 Fittings of the  $I_D$ - $V_G$  dependences in Fig. 3(a) for negative  $I_D$  values for (a)  $V_D = 0$  and (b)  $V_D = 6$  V

Fig. 5 Gate voltage dependence of  $g_m$  for graphene/HfZrO FETs with Ti-Au contacts

Fig. 6 (a)  $I_D$ - $V_G$  dependences in graphene/HfZrO FETs with Cr-Au contacts, for different  $V_D$  values shown in the legend. Inset: detail for positive  $I_D$  values. (b) Logarithmic scale representation for the detail in (a) for small drain voltages. (c)  $V_D$  dependence of the shift of  $V_G$  values for which  $I_D = 0$  for the same FETs.

Fig. 7 Fittings of the  $I_D$ - $V_G$  dependences in Fig. 6(a) for negative  $I_D$  values for (a)  $V_D = 0$  and (b)  $V_D = -12$  V

Fig. 8 Gate voltage dependence of  $g_m$  for graphene/HfZrO FETs with Cr-Au contacts




Fig. 1

Accepted Manuscript





Fig. 2

Accepted Manuscript








Fig. 3



(a)



(b)

Fig. 4




Fig. 5








Fig. 6





(a)



(b)

Fig. 7




Fig. 8