

JOURNALS

e-ISSN: 2581-8449 Volume 5 Issue 2

Design of an Efficient Multiplier Using Transistor Level Modified Adders

S. Kaviya¹, D. Kumar² ¹PG Scholar, ²Assistant Professor ^{1,2}Department of ECE, P.A. College of Engineering and Technology Pollachi, Tamil Nadu, India Email: skaviyaece@gmail.com DOI: http://doi.org/10.5281/zenodo.2837838

Abstract

The endless improvement of modern mobile, compact devices and applications has caused an enormous effect for ultralow power circuit design. Various methods and techniques have been applied successfully to the power, performance region of the design spectrum for lower power consumption. In some applications wherever ultralow power consumption is that the primary requirement and performance is of secondary importance, a more aggressive approach is secure. The new applications mainly depend on the transistor count of circuit with longer economical battery life. The minimum energy point is obtained as an ultralow-power 0.15 V. At this minimal energy point, an ultralow-power 10T 1-bit full adder circuit at sub threshold region and it can be used for energy refrainment applications. It exhibits imperious performance in terms of design standards like average power, propagation delay and transistor count at optimal supply voltage i.e., at 0.15 V. The proposed design uses the 10T 1-bit full adder using 4-bit multiplier compared to conventional 1-bit full adder using 4-bit multiplier circuit at simulated using 4-bit multiplier to conventional method. The designed 4-bit multiplier is simulated using Tanner tool.

Keywords: Full adder, hall adder, propagation delay, transistor count, ultra low power

INTRODUCTION

An adder is a digital circuit that is used to performaddition operation. This adder is widely used in the arithmetic logic unit or ALU of a computer and other types of processors. There are two types of adders are available such as Hall Adder and Full Adder.

Half Adder

The half adder consist of XOR gate and AND gate and their input variables are represented as A and B.




Figure 1: Logic diagram of half adder.



The output variables are represented as S and C. The carry signal portraysacascaded output to the next digitof a multi-digit addition.

The simplest half-adder design, pictured above, incorporates an XOR gate for Sum and an AND gate for Carry. The Boolean logic for the sum will be A'B+AB' whereas for carry will be AB shown in Fig. 1.

Full Adder

The three 1 bit numbers can be added using a 1 bit full adder and they are denoted as A, B and C_{in} . Where, A and B are the operands, and C_{in} produce sum and carry as output and it is carried from thepreviouslesssignificant stage. The full adders are usually used to add the cascaded adders. They are commonly used to add the binary numbers of following bits 8, 16, 32, 64 etc.




Figure 2: Logic diagram of full adder.

The circuit produces a two bit output. Output carry and sum typically represented by the signals C_{out} and S is shown in Fig. 2, where in decimal system. The carry output is obtained by using extra one OR gate. The full adder is constructed ny usingtwo half adders.

Multiplier

Multipliers play a major role in the digital and signal processing


methods.The basic multipliers includes the gates such as AND gate, full adders and half adders. The multipliers are designed by using the method of low power consumption, high speed and less area. Multipliers are used in various implementations in VLSI design process. The multiplier has different methods such as binary multiplication, iterative multiplication, parallel and serial multiplications.

Y

Y

Y2

 Y_3



P. Figure 3: Structure of 4-bit multiplier.

HA

FA

The basic structure of 4-bit binary multiplier is shown in Fig. 3. The above structure contains the main components of half adder, full adder and AND gate.

FA

 P_6

P.

FA

P.

EXISTING METHOD-NORMAL FULL ADDER

In this implement, without change the resulting logic the terminal OR gate before the carryout output may be retrieved by an XOR gate. There are two methods to design a normal full adder and they are designed by using the transistors and another method is designed by using the gates.

Using particular two types of gates is beneficial if the circuit is being executed using simple IC chips that contain particular gate type per chip.

The normal full adder circuit it has 14 PMOS and 14 NMOS to provide 1 bit full adder output.




Figure 4: Circuit diagram of normal full adder.



The circuit diagram of the normal full adder is shown in Fig. 3. Which contains 28T (transistors) to provide 1-bit full adder output. The above circuit is implemented in 4 - bit multiplier and the parameters such as propagation delay, transistor count, and the power are analysed in exciting method.

PROPOSED METHOD–10T FULL ADDER

To reduce propagation delay, transistor count, and the power of normal full adder using 4–bit multiplier is replaced with the 10T (transistor) full adder ^[21] using 4-bit multiplier.

The adder which contains only 10 transistors to provide 1 - bit full adder output is shown inFig. 4. It contains 5 PMOSFET and 5 NMOSFET.

This circuit consists of two blocks. They are sum block and the other one is carry

block. The circuit is designed using two XOR gates ^[2] and one multiplexer. Sum block is implemented using two XOR gates. Two inputs A and B are applied to this gate and $A \oplus B$ is the output that is obtained.

The multiplier is designed by implementing the adder in the 4-bit multiplier. It is used to design the multiplier, subtract, integrator and differentiator. In order to perform the arithmetic operation, the one bit full adder cell is used and the outcome of them are equal to the one bit full adder cells.

This output is given as input to the second XOR gate with four MOSFETs with different input C. This XOR gate produces $A \oplus B \oplus C$ as output which is the output of Sum block (SUM). Carry block consists of selector circuit that consists of 2 MOSFETs.




Figure 5: Circuit diagram of 10T full adder.

The output of first XOR gate is the selection line of this carry block, which means that the carry block output depends on 'A \oplus B'.The output of carry block is 'A' if 'A \oplus B' = '0'. Then the COUT is 'C' if 'A \oplus B' = '1'.

Operation of Multiplier

Multiplication is one among the fundamental operation. The other operations are addition,

subtraction and division. The addition of the whole number repeatedly is termed as multiplication. Addition of different numbers is equal to the multiplication of two numbers. The multiplier factor can be written first and multiplicand second. For example, 13 multiplied by 11 can be calculated by adding 3 copies of 4 together. Here, 13 and 11 are the factors and 143 is the product is shown in Fig. 5.




Figure 6: Example of multiplication.

The main property of this method is commutative property. It provides the output of 4 inputs by taking the 3 inputs and also provides the equal value of adding the 3 inputs. So, it will not affect

JOURNALS

the result of the multiplication by using addition. This primary method provides the multiplication of real numbers, integers and rational numbers (Figure 6).




Figure 7: Schematic of 4-bit multiplier.

The symbols are created for half adder, full adder, AND gate and these symbols are designed as proposed 4 bit multiplier circuit (Figure 7).The binary multiplier of combinational logic circuits are used to perform the multiplication by two binary numbers in digital system. This method is frequently used method for various applications in order to implement the different algorithms in DSP.

Commercial applications like computers, mobiles, high speed calculators and a few general purpose processors needs binary



multipliers. Compared with addition and subtraction, multiplication could be an advanced method.In multiplication process, the number which is multiplied by the other number is said to be multiplicand and the number multiplied is called as multiplier.




Figure 8: Waveform of 4-bit multiplier.

It contains inputs as A_0 to A_4 , B_0 to B_4 and the output obtained as Q_0 to Q_7 is shown in Fig.8. The output waveform of 4-bit multiplier. The first cycle shows multiplied 3x3 value and the second cycle shows multiplied 6x6 value. The output it generates as binary form (0's and 1's).

SIMULATION RESULTS

Propagation delay, average power and transistor count of the proposed 10T full

adder using 4-bit multiplier discussed.

Propagation Delay

Propagation delay is the amount of time it takes for the top of the signal to travel from the sender to the receiver. It can be computed as the ratio between the link length and therefore, the propagation speed over the specific medium. Propagation delay is same asd/s where, 'd' is a distance and 's' is a wave propagation speed.




Figure 9: Delay of proposed circuit.



A full adder has an overall gate delay of threelogic gates from the inputs A and B to the carry output Cout. Fig. 9 shows delay for the proposed 4-bit multiplier circuit. It consumes 1.34ns time, which is 28% lesser than that of the existing 4-bit multiplier circuit due to the reduction of area and transistor count.

To process data at a faster rate and improve overall performance the gate delays in digital circuits are reducing. The determination of the propagation delay of a connected circuit requires determine thelongest path of propagation delays from input to output and by casting each t_{pd} time on this path. The results of race conditions due to theinequality in propagation delays of logic elements is the major contributor to glitches in the asynchronous circuits. For every 15cm of wires length contains an approximatepropagation delay of 1ns. The propagation delay of the logic gates are ranges from 10nano second to Pico second depends upon the technology used.

Average Power

The average power is that the average amount of work done or Energy transferred per unit time.

🛠 🕨 🔳 🗉 9.425000e-008 4.9998e+000 5.0000e+000 4.8620e+000 4.9963e+000 3.9511e-005 9.625000e-008 4.9998e+000 5.0000e+000 4.8620e+000 4.9963e+000 3.9511e-005 9.825000e-008 4.9998e+000 5.0000e+000 4.8620e+000 4.9963e+000 3.9511e-005 1.000000e-007 4.9998e+000 5.0000e+000 4.8620e+000 4.9963e+000 3.9511e-005 * BEGIN NON-GRAPHICAL DATA Power Results v1 from time 0 to 1e-007 Average power consumed -> 1.159681e-004 watts Max power 1.159681e-004 at time 1e-008 Min power 1.159681e-004 at time 8.6875e-009 * END NON-GRAPHICAL DATA Parsing 0.00 seconds * Setup 0.08 seconds * DC operating point 0.31 seconds * Transient Analysis 0.13 seconds * Overhead 3.10 seconds _____ * Total 3.62 seconds * Simulation completed with 6 Warnings * End of T-Spice output file Status Input file Outp... Start Date/Ti... Elaps... finished October 08,... 00:0. mul.

Figure 10: Power consumption of proposed circuit.

The above Fig. 10 shows power for the proposed 4-bit multiplier circuit. It

consumes 115.9 mW, which is 30% lesser than that of the existing 4-bit multiplier



circuit. The DC operating point is 0.31s and the transient analysis of the circuit is 0.13s. Here, the power is reduced because it uses 10T using 1-bit full adder.

Transistor Count

The transistor count denotes the number of transistors which is used in exciting and proposed 4–bit multiplier.

Device and node counts:	
MOSFETs - 256	MOSFET geometries - 4
BJTs - 0	JFETs - 0
MESFETs - 0	Diodes - O
Capacitors - 0	Resistors - 0
Inductors - 0	Mutual inductors - 0
Transmission lines - 0	Coupled transmission lines - 0
Voltage sources - 9	Current sources - 0
VCVS - 0	VCCS - 0
CCVS - 0	CCCS - 0
V-control switch - 0	I-control switch - 0
Macro devices - 0	External C model instances - 0
HDL devices - 0	
Subcircuits - 0	Subcircuit instances - 44
Figure 11. Transistor	count of proposed aircuit

Figure 11: Transistor count of proposed circuit.

According to the transistor count the power, area and propagation delay of the circuit varies. The above Fig.11 shows thetransistor count of proposed 4 - bit multiplier circuit. It utilize 256 transistors for their multiplication function, which is 46% lesser than that of existing 4-bit multiplier circuit. The subcircuit instances used in the circuit is 44 and the 4 MOSFET geometrics are used.

Comparing with normal full adder using 4bit multiplier and 10T full adder using 4 – bit multiplier, by using tanner tool.

Tuble 1. Comparison analysis.						
S.NO CO	CONTENT	POWER	DELAY	TRANSISTOR		
5.10	CONTENT	(mW)	(ns)	COUNT		
1.	EXISTING METHOD	169.6	1.85	400		
2.	PROPOSED METHOD	115.9	1.34	256		

Table 1: Comparison analysis.

CONCLUSION

Low power, delay and transistor count, where the primary concerns for better multiplier design. The 10T full adder was implemented on proposed 4-bit multiplier in order to reduce transistor count, delay and power. The proposed 4-bit multiplier cell achieved delay of 1.34ns and power consumption of 115.9 mW with the transistor count of 256. While, the basic full adder cell had delay of 1.85ns and power consumption of 169.6 mW with the transistor count of 400.

REFERENCES

- 1. Alioto M. and Palumbo G. (2012), "Analysis and comparison on full adder block in submicron technology", *IEEE Trans Very Large Scale Integr* (VLSI), Volume 10, Issue 1, pp.806– 823.
- 2. Dhyanendra Singh Chandel,SachinBandewar, Anand



Kumar Singh (2015), "Low Power 10T XOR based 1 Bit Full Adder", *International Journal of Computer Applications*, Volume 121, Issue 1, pp. 0975–8887.

- 3. Divya Bora, U.M. Gokhale. (2015), 'Review on Design of High Speed Array Multiplier Using BICMOS Logic", *International Research Journal of Engineering and Technology (IRJET)*, Volume 02, Issue 09, pp. 2395–0072.
- 4. Guduri M, Islam A. (2015), "Design of hybrid full adder in deep subthreshold region for ultralow power applications", 2nd international conference on Signal Processing and Integrated Networks (SPIN), Volume 42, Issue 1, pp. 931–935.
- Jan M. Rabaey, AnanthaChandrakasan, BorivojeNikolic, "Digital Integrated Circuits – A Design Prespective", Second Edition, Pearson Publications.
- Kripa Mathew, S.AshaLatha, Ravi, T, E.Logashanmugam, (2013), "Design and Analysis of an Array Multiplier Using an Area Efficient FullAdder Cell in 32nm CMOS Technology", *The International Journal Of Engineering And Science (IJES)*, Volume 2, Issue 3, pp. 8–16.
- Naveen A.,KiranKumar B. (2014),"Design of Low Power 10T and 14T Full-Adder using Dual Gate CMOS Technology", *International Journal of Scientific Engineering and Technology Research*, Volume 03, Issue 33, pp. 6631–6636.
- 8. Naveen Sigroha, BalKrishan,Resham Singh (2015), "High Performance Low Delay 10T Full Adder", *International Journal of Innovative Research in Computer and Communication Engineering*, Volume 3, Issue 5, pp.1– 94.
- Pearton S. J., Ren F., Erin Patrick M. E., Law A. Y. Polyakov (2016), "Review—Ionizing Radiation Damage Effects on GaN Devices Electronic and

Photonic Devices and Systems", *ECS J. Solid State Sci. Technol*, Volume 5, Issue 2, pp. Q35–Q60.

- RajaeiR., Tabandeh M., FazeliM. (2013), "Low Cost Soft Error Hardened Latch Designs for Nanoscale CMOS Technology in presence of Process Variation, Microelectronic Reliability (MR)", *Elsevier*, Volume 22, Issue 15, pp.613–623.
- 11. Rajaei R.,BakhtavariMamaghani S. (2017), "Ultra-low power, highly reliable, and nonvolatile hybrid MTJ/CMOS based full-adder for future VLSI design", *IEEE Trans Device Mater Reliabil*,Volume 13, Issue 17, pp.213–220.
- Rajaei R. Asgari B. Tabandeh M. Fazeli M. (2015), "Design of Robust SRAM Cells Against Single Event Multiple Effects for Nanometer Technologies", *IEEE Transactions on Device and Materials Reliability* (*TDMR*), Volume 22, Issue 15, pp.613–623.
- Ravi N., Rao T., S. Prasad T. J. (2011), "Performance Evaluation of Bypassing Array Multiplier with Optimized Design", *International Journal of Computer Applications*, Volume 28, Issue 5, pp.652–743.
- 14. Ravi N. Satish A. Jayachandra Prasad T.,Subba Rao T. (2011), "A New Design for Array Multiplier with Trade off in Power and Area", *IJCSI International Journal of Computer Science Issues*, Volume 8, Issue 3, pp.1694–0814.
- 15. Resham Singh et al., (2015), "High Performance Low Delay 10T Full Adder", International Journal of Innovative Research in Computer and Communication Engineering, Volume 3, Issue 8.
- 16. SafaeiMehrabani Y,EshghiM. (2016), "Noise and processvariation tolerant, lowpower,high-speed, and low-energy full adders in CNFET technology", *IEEE Trans Very Large Scale Integr*

JOURNALS

(VLSI) Syst., Volume 24, Issue 1, pp.3268–3281.

- 17. Shwetakumara et al.,(2012),
 "Performance analysis of gdi based 1-bit full adder circuit for low power and high speed applications", *International Journal of Science*, *Engineering and Technology*, Volume 3, Issue 6, pp.37–43.
- SumitVaidya, Deepak Dandekar (2010), "Delay-power performance comparison of multipliers in vlsi circuit design", *International Journal* of Computer Networks & Communications (IJCNC), Volume 2, Issue 4, pp. 31–36.
- 19. Sumit Vaidya1, Deepak Dandekar (2010), "Delay-Power Performance Comparison of Multipliers In VLSI Circuit Design", *International Journal* of Computer Networks & Communications (IJCNC), Volume 2, Issue 4, pp. 523–623.
- 20. Verma N.N. Shukla S.N. Sanjay Kumar Jaiswal, Maharishi Vaish (2017), "Novel design of 10t full adder with 180 nm cmos technology", *International Journal of Electronics Engineering Research*, Volume 9, Issue 9, pp. 1407–1414.
- 21. VisheshDokania, RichaVerma, ManishaGuduri, Aminul Islam, (2017),

"Design of 10T full adder cell for ultralow-power applications", *Ain Shams University. Production and hosting by Elsevier B.V*,http://dx.doi.org/10.1016/j.asej.20 17.05.004.

- 22. Wang A. Calhoun Benton H., ChandrakasanAnantha (2013), "Subthreshold design for ultralow power systems", Volume 33, Issue 17, pp.516–525.
- Yasmeen Saundatti (2015), "Design and Implementation of Four Bit Binary Array Multiplier", International Journal of Scientific Engineering and Research (IJSER), Volume4, Issue 11, pp.2347–3878.
- 24. Zhang M.Gu, J., Chang CH. (2003), "A novel hybrid pass logic with static CMOS output drive full-adder cell", *In: Proc IEEE IntSymp Circuits Syst*, Volume 27, Issue 5, pp. 317–320.

Cite this article as: S. Kaviya, & D. Kumar. (2019). Design of an Efficient Multiplier Using Transistor Level Modified Adders. Journal of VLSI Design and Signal Processing, 5(2), 17–27.

http://doi.org/10.5281/zenodo.283783 8