

01 Jan 2001

Analysis of a Four-level DC/DC Buck Converter

Keith Corzine

Missouri University of Science and Technology

J. Yuen

J. R. Baker

Follow this and additional works at: https://scholarsmine.mst.edu/ele_comeng_facwork



Part of the [Electrical and Computer Engineering Commons](#)

Recommended Citation

K. Corzine et al., "Analysis of a Four-level DC/DC Buck Converter," *Conference Record of the 2001 IEEE Industry Applications Conference, 2001. Thirty-Sixth IAS Annual Meeting*, Institute of Electrical and Electronics Engineers (IEEE), Jan 2001.

The definitive version is available at <https://doi.org/10.1109/IAS.2001.955787>

This Article - Conference proceedings is brought to you for free and open access by Scholars' Mine. It has been accepted for inclusion in Electrical and Computer Engineering Faculty Research & Creative Works by an authorized administrator of Scholars' Mine. This work is protected by U. S. Copyright Law. Unauthorized use including reproduction for redistribution requires the permission of the copyright holder. For more information, please contact scholarsmine@mst.edu.

Analysis of a Four-Level DC/DC Buck Converter

K.A. Corzine, *Member IEEE*
Department of Electrical Engineering
University of Wisconsin - Milwaukee
3200 N. Cramer Street
Milwaukee, WI 53211, USA

J. Yuen and J.R. Baker
Naval Surface Warfare Center
Philadelphia Naval Business Center
5001 S. Broad Street
Philadelphia, PA 19112, USA

Abstract - In this paper, a four-level dc/dc buck converter is introduced. The primary application for this converter is to regulate the center capacitor voltage in a four-level inverter system. The steady-state and average-value models for the proposed converter are developed and compared in simulation. The converter was constructed in the laboratory and verified on a four-level motor drive system. It was shown that the four-level dc/dc converter provides capacitor voltage balancing and allows higher output voltage utilization from the inverter.

Keywords: Multi-level converters, four-level converters, dc/dc converters, average-value modeling.

I. INTRODUCTION

The general trend in power electronics devices has been to switch power semiconductors at increasingly high frequencies in order to minimize harmonics and reduce passive component sizes. However, the increase in switching frequency increases the switching losses, which become especially significant at high power levels. Several methods for decreasing switching losses have been proposed including constructing resonant inverters and multi-level inverters [1].

Resonant inverters avoid switching losses by adding an LC resonant circuit to the hard-switched inverter topology. The inverter transistors can be switched when their voltage or current is zero, thus mitigating switching losses. Examples of this type of inverter include the resonant DC link [2], and the Auxiliary Resonant Commutated Pole inverter (ARCP) [3,4]. One disadvantage of resonant inverters is that the added resonant circuitry will increase the complexity and cost of the inverter control. Furthermore, high IGBT switching edge rates can create switch level control problems.

Multi-level inverters offer another approach to reducing switching losses. In particular, these converters offer a high number of switching states so that the inverter output voltage can be "stepped" in smaller increments [5-11]. This allows mitigation of harmonics at low switching frequencies thereby reducing switching losses. In addition, EMC concerns are reduced through the lower common mode current facilitated by lower dv/dt 's produced by the smaller voltage steps. One disadvantage of these techniques are that they require a high number of switching devices. The primary disadvantage of a multi-level inverter is that they must be supplied from isolated DC voltage sources or a bank of series capacitors with balanced voltages. In systems where isolated DC sources are not practical, capacitor voltage balancing becomes the principal limitation for multi-level inverters.

One of the most popular industrial multi-level inverters is the diode clamped three-level inverter [5,7,8,10]. It has been well established that the DC capacitor voltages can be readily balanced through the use of straightforward selection of redundant inverter switching states [10]. However, for inverters with a higher number of levels, the voltage balancing through redundant state selection limits the output voltage to 50% of the maximum [12,13]. For this reason, some systems incorporate auxiliary DC/DC converters for capacitor voltage balancing [14-17]. Three-level boost dc/dc converters have been proposed for systems that are powered from a low-voltage source such as a battery, fuel cell, or Superconducting Magnetic Energy Storage (SMES) [18-21]. A four-level dc/dc boost converter has been recently introduced for supplying a four-level inverter [22]. In this paper, a novel four-level dc/dc buck/boost converter is presented. For unidirectional power flow motor drive applications, such as Naval ship propulsion, the buck operation is of primary interest. Steady-state and average-value models are developed for buck operation and compared in simulation. The buck converter is constructed in the laboratory and validated on a four-level motor drive system.

II. PROPOSED FOUR-LEVEL DC/DC CONVERTER

Figure 1 shows the proposed two-quadrant dc/dc converter connected to a four-level motor drive. This converter is capable of operation in buck or boost mode depending on whether v_{dc} is supplying or absorbing power respectively. It should be pointed out that the series IGBT's in Fig.1 are included for voltage sharing. Using this structure, each dc/dc converter IGBT will be




Figure 1. Proposed 4-level two-quadrant dc/dc converter.

required to block half of the dc link voltage. In many systems, such as Naval propulsion systems, bi-directional power flow is not necessary and the topology may be reduced to the one-quadrant version shown in Fig. 2. It should be pointed out that this specific topology was first introduced in [17]. The study herein expands on this concept by providing mathematical modeling and laboratory verification under load. As will be described herein, this converter regulates the center capacitor voltage v_{c2} by performing a buck operation from the supplied dc voltage v_{dc} . This is significant since the four-level inverter will tend to discharge the center capacitor from its ideal value of $\frac{1}{3}v_{dc}$. It will also be shown that the buck converter does not regulate the upper and lower capacitor voltages v_{c1} and v_{c3} . These voltages will be balanced through redundant state selection (RSS) from the inverter.

Figure 3 shows the two reasonable switching states for the buck converter. State 0 is achieved by gating both transistor switches on. As can be seen, this will increase the charge on the center capacitor through the converter inductors. When the




Figure 2. Proposed 4-level one-quadrant boost converter.




Figure 3. Four-level dc/dc converter switching states.

transistors are gated off, the inductor current continues to flow in the diodes resulting in state 1. In this switching state, the inductor current is again charging the center capacitor. Switching between the states is performed at a constant clock rate with a duty cycle according to

$$\text{state} = \begin{cases} 0 & 0 \leq t < dT_{sw} \\ 1 & dT_{sw} \leq t \leq T_{sw} \end{cases} \quad (1)$$

where T_{sw} is the switching period and d is the duty cycle.

III. STEADY-STATE MODELING

As with other types of DC/DC converters, it is instructive to perform a steady-state analysis of the converter driving a resistive load [18-20,23]. Figure 4 shows the topology for this analysis. If continuous current operation is assumed, the inductor current waveform will appear as shown in Fig. 5. Therein, the current i_{Lx} represents the current in either inductor (x may be 1 or 2). This is done since the current in both inductors is identical if the inductors are matched and the load is symmetrical. The current slopes are depicted in Fig. 5, which represent the inductor voltage divided by L . The average current I_{Lx} as well as the maximum current $I_{max,x}$ and minimum current $I_{min,x}$ are also defined. The analysis begins by setting the average inductor voltage to zero resulting in

$$v_{c2} = dv_{dc} \quad (2)$$

From (2), it can be determined that it is optimal to set $d = \frac{1}{3}$ since that will result in $v_{c2} = \frac{1}{3}v_{dc}$ and that will be utilized in the studies to follow. However, a regulating control may be added to determine d in order to maintain good capacitor balancing under transient conditions or provide control in the discontinuous current mode.

From the inductor current slope and the definition of the average current I_{Lx} , it may be shown that the maximum and minimum current are

$$I_{max,x} = I_{Lx} + \frac{(1-d)T_{sw}v_{c2}}{4L} \quad (3)$$

$$I_{min,x} = I_{Lx} - \frac{(1-d)T_{sw}v_{c2}}{4L} \quad (4)$$

The average current depends on the load and may be expressed for inductors 1 and 2 as

$$I_{L1} = \frac{v_{c2}}{R_2} - \frac{v_{c1}}{R_1} \quad (5)$$




Figure 4. Four-level converter with resistive load.




Figure 5. Steady-state inductor current waveform.

$$I_{L2} = \frac{v_{c2}}{R_2} - \frac{v_{c3}}{R_3}. \quad (6)$$

It can be seen from (5-6) that the average currents in both inductors will be equal if $v_{c1} = v_{c3}$ and $R_1 = R_3$. This 1-3 symmetry is typical of inverter loads and by assuming such symmetry, and setting $I_{\min x} = 0$, it can be shown that

$$L \geq \frac{T_{sw} R_1 R_2}{6(R_1 - R_2)} \quad (7)$$

in order to avoid discontinuous current operation. If the inductance is fixed, the switching period may be set to

$$T_{sw} \leq \frac{6L(R_1 - R_2)}{R_1 R_2} \quad (8)$$

in order to avoid discontinuous current operation.

IV. NON-LINEAR AVERAGE-VALUE MODELING

The general concept of Non-Linear Average-Value Models (NLAM's) is that the high-frequency switching of the power converter is represented on an average-value basis. These models provide insight into the operation of switching converters as well as suggest control strategies. Another advantage of




Figure 6. Four-level buck converter NLAM structure.




Figure 7. Converter switching waveforms.

NLAM's is that some simulation packages can linearize these models about an operating point and determine the state space matrices. From this information, classical control theory can be applied [24,25].

Figure 6 shows the general structure of the NLAM where the converter switches have been replaced by dependant voltage and current sources. Therein, the ^ symbol denotes the fast-average which is the average-value of the quantity over one switching cycle of the converter T_{sw} . The converter waveforms used for determining the dependant source equations are shown in Fig. 7. If the inductor current ripple is neglected, the average-value equations are

$$\hat{v}_{sw} = d\hat{v}_{dc} \quad (9)$$

$$\hat{i}_{s1} = d\hat{i}_{L1} \quad (10)$$

$$\hat{i}_{s2} = d\hat{i}_{L2}. \quad (11)$$

It is instructive to consider the insights into converter operation that the NLAM model provides. From the steady-state operation of the equivalent circuit, the relationship given in (2) can be directly seen. Furthermore, it can be seen that the voltages v_{c1} and v_{c3} are not directly determined by the converter, but instead depend on the load resistors.

V. DC/DC CONVERTER SIMULATION STUDIES

Detailed and NLAM based simulations were performed on the buck converter circuits shown in Fig. 4. For the detailed simulation, the switching period was set to $T_{sw} = 465 \mu s$. The dc input voltage was $v_{dc} = 660V$. The converter inductance was $L = 2.9mH$ and the capacitor values were

$C_1 = C_2 = C_3 = 3100 \mu F$. The upper and lower resistor values were set to $R_1 = R_3 = 20 \Omega$ and the center resistor was stepped from $R_2 = 11.6 \Omega$ to $R_2 = 3.7 \Omega$.

Figures 8 and 9 show the simulation results for the detailed and NLAM models respectively. As can be seen, the center capacitor voltage drops when the load is stepped, but then settles back to its original value. The inductor current increases as the power to the load increases. As can be seen, the NLAM predicts the dynamic performance of the converter but neglects the high-frequency switching. As a result, the NLAM simulation ran 4 times faster than the detailed model.




Figure 8. Converter detailed model performance prediction.




Figure 9. Average-value model performance prediction.

VI. FOUR-LEVEL INVERTER

Figure 10 illustrates a four-level diode clamped inverter [6-8,12,13]. The general theory of this inverter is that each phase (a , b , or c) can be electrically connected to the junctions d_0 , d_1 , d_2 , and d_3 by appropriate switching of the inverter transistors. By pulse-width modulation, the inverter line-to-ground voltages v_{ag} , v_{bg} , and v_{cg} can be directly controlled. The motor line-to-neutral voltages can be calculated from the line-to-ground voltages by [26].

$$\begin{bmatrix} v_{as} \\ v_{bs} \\ v_{cs} \end{bmatrix} = \frac{1}{3} \begin{bmatrix} 2 & -1 & -1 \\ -1 & 2 & -1 \\ -1 & -1 & 2 \end{bmatrix} \begin{bmatrix} v_{ag} \\ v_{bg} \\ v_{cg} \end{bmatrix} \quad (12)$$

Modulation of the line-to-ground voltages may be accomplished with time domain based voltage-source methods such as sine-triangle modulation [11,12] or duty-cycle modulation [22]. These methods rely on a three-phase set of duty-cycles, which may be expressed as

$$d_a = \frac{1}{2} \left[1 + m \cos(\theta_c) - \frac{m}{6} \cos(3\theta_c) \right] \quad (13)$$

$$d_b = \frac{1}{2} \left[1 + m \cos\left(\theta_c - \frac{2\pi}{3}\right) - \frac{m}{6} \cos(3\theta_c) \right] \quad (14)$$

$$d_c = \frac{1}{2} \left[1 + m \cos\left(\theta_c + \frac{2\pi}{3}\right) - \frac{m}{6} \cos(3\theta_c) \right] \quad (15)$$

where θ_c is the inverter electrical angle and m is the modulation index which ranges from zero to 1.15 [22]. For constant frequency operation, the electrical angle may be related to the commanded frequency by

$$\theta_c = 2\pi f^* t \quad (16)$$

If the duty cycles of (12-14) are used in the modulation, then the line-to-ground voltages will contain the same offset, fundamental, and third harmonic terms [22]. From (11), it can be seen that only the fundamental terms will appear on the motor windings resulting in a three-phase sinusoidal set of voltages.

VII. FOUR-LEVEL SYSTEM LABORATORY STUDIES

The system shown in Fig. 2 was constructed in the laboratory. The motor load was an 18kW induction motor loaded by a synchronous generator. For the studies that follow, the dc voltage was $v_{dc} = 660V$ and the modulation parameters were $f^* = 100Hz$ and $m = 1.04$. The buck converter inductance, capacitance, and switching period were the same as with the simulation studies.

Figure 11 shows the motor line-to-line voltage and the a -phase current. As can be seen, the voltage waveform exhibits the typical four-level inverter shape [8]. As stated before, the buck converter regulated the center capacitor and the upper and lower capacitors were balanced by redundant state selection within the inverter [13]. In this study, the capacitor voltages were $v_{c1} = 225.3V$, $v_{c2} = 225.0V$, and $v_{c3} = 225.1V$.

Figure 12 shows the buck converter semiconductor voltages and inductor current as labeled in Fig. 2. As can be seen, the semiconductor voltages have some oscillation when they are gated off due to oscillation in the dc link voltage that existed in this particular system. The low-frequency oscillation has a noticeable effect on the inductor current. From the transistor and diode voltage waveforms, it can be seen that the voltage shares evenly when the devices are gated off.

Figure 13 demonstrates a transient study where the motor drive system is operating at rated power and the dc/dc converter is turned off. Although capacitor voltage balancing is incorporated in the inverter-switching algorithm, it is not effective at this modulation index and the center capacitor voltage discharges to zero.




Figure 11. Measured inverter output waveforms.




Figure 12. Measured converter waveforms.

VIII. CONCLUSION

This paper has presented an analysis of a four-level dc/dc buck converter, which is designed to supply a four-level inverter. Detailed and average-value models were developed. A computer simulation showed that the average-value model accurately predicted the dynamics of the buck converter when compared to the detailed model. The new converter was constructed in the laboratory and tested on a four-level motor drive. It was demonstrated that the buck converter was necessary for regulating the capacitor voltages at a high modulation index.




Figure 13. Measured capacitor voltages in transient-state.

ACKNOWLEDGEMENT

The authors would like to thank Mr. Dana Delisle (NAVSEA PMS-510C) and Mr. Gary Jebesen (ONR) for their support of this project.

REFERENCES

1. D. Divan, "Low Stress Switching for Efficiency," *IEEE Spectrum*, volume 33, number 12, pages 33-39, December 1996.
2. J. He and N. Mohan, "Parallel Resonant DC Link Circuit - A Novel Zero Switching Loss Topology with Minimum Voltage Stresses," *IEEE Transactions on Power Electronics*, volume 6, number 4, pages 687-694, October 1991.
3. R.W. DeDoncker and J.P. Lyons, "The Auxiliary Resonant Commutated Pole Converter," *Proceeding of the IEEE Industry Applications Society Conference*, volume 2, pages 1228-1335, October 1990.
4. B.T. Kuhn and S.D. Sudhoff, "Modeling Considerations in ARCP Versus Hard Switched Drives," *Proceedings of the Naval Symposium on Electric Machines*, pages 161-168, July 1997.
5. A. Nabe, I. Takahashi, and H. Akagi, "A New Neutral-Point Clamped PWM Inverter," *IEEE Transactions on Industry Applications*, volume 17, number 5, pages 518-523, Sept ember/ October 1981.
6. K.A. Corzine, *Topology and Control of Cascaded Multi-Level Converters*, PhD Dissertation, University of Missouri - Rolla, 1997.
7. K.A. Corzine, S.D. Sudhoff, and C.A. Whitcomb, "Performance Characteristics of a Cascaded Two-Level Converter", *IEEE Transactions on Energy Conversion*, volume 14, number 3, pages 433-439, September 1999.
8. K.A. Corzine and S.D. Sudhoff, "High State Count Power Converters: An Alternate Direction in Power Electronics Technology," *Proceedings of the Society of Automotive Engineers Aerospace Power Systems Conference*, Williamsburg VA, pages 141-151, April 1998.
9. K.A. Corzine, S.D. Sudhoff, E.A. Lewis, D.H. Schmucker, R.A. Youngs, and H.J. Hegner, "Use of Multi-Level Converters in Ship Propulsion Drives,"

- Proceedings of the All Electric Ship Conference*, London England, volume 1, pages 155-163, September 1998.
10. Y.H. Lee, B.S. Suh, and D.S. Hyun, "A Novel PWM Scheme for a Three-Level Voltage Source Inverter with GTO Thyristors," *IEEE Transactions on Industry Applications*, volume 32, number 2, pages 260-268, March/April 1996.
 11. R.W. Menzies, P. Steimer, and J.K. Steinke, "Five-Level GTO Inverters for Large Induction Motor Drives," *IEEE Transactions on Industry Applications*, volume 30, number 4, pages 938-944, July/August 1994.
 12. G. Sinha and T.A. Lipo, "A Four Level Inverter Based Drive With a Passive Front End," *Proceedings of the IEEE Power Electronics Specialists Conference*, volume 1, pages 590-596, St. Louis MO, June 1997.
 13. M. Fracchia, T. Ghiara, M. Marchesoni, and M. Mazzucchelli, "Optimized Modulation Techniques for the Generalized N-Level Converter," *Proceedings of the IEEE Power Electronics Specialist Conference*, volume 2, pages 1205-1213, 1992.
 14. N.S. Chio, J.G. Cho, and G.H. Cho, "A General Circuit Topology of Multilevel Inverter," *Proceedings of the IEEE Power Electronics Specialist Conference*, pages 96-103, October 1991.
 15. C. Newton, M. Summer, and T. Alexander, "The Investigation and Development of a Multi-Level Voltage Source Inverter," *Proceedings of the Power Electronics and Variable Speed Drives Conference*, number 429, pages 317-321, September 1996.
 16. Y. Chen, B. Mwinyiwiwa, Z. Wolanski, and B.T. Ooi, "Unified Power Flow Controller (UPFC) Based on Chopper Stabilized Multilevel Converter," *Proceedings of the Power Electronics Specialist Conference*, volume 1, pages 331-337, 1997.
 17. R. Rojas, T. Ohnishi, and T. Suzuki, "PWM Control Method for a Four-Level Inverter," *IEEE Proceedings-Electrical Power Applications*, volume 142, number 6, pages 390-396, November 1995.
 18. H. Mao, D. Boroyevich, and F.C. Lee, "Multi-Level 2-Quadrant Boost Choppers for Superconducting Magnetic Energy Storage," *Proceedings of the IEEE Applied Power Electronics Conference*, pages 876-882, San Jose CA, March 1996.
 19. J.R. Pinheiro, D.L.R. Vidor, and H.A. Grundling, "Dual Output Three-Level Boost Power Factor Correction Converter with Unbalanced Loads," *Proceedings of the IEEE Power Electronic Specialist Conference*, pages 733-739, January 1996.
 20. M.T. Zhang, Y. Jiang, F.C. Lee, and M.M. Jovanovic, "Single-Phase Three-Level Boost Power Factor Correction Converter," *Proceedings of the IEEE Applied Power Electronics Conference*, pages 434-439, March 1995.
 21. D. Peng, D.H. Lee, F.C. Lee, and D. Borojevic, "Modulation and control strategies of ZCT three-level choppers for SMES Application," *Proceedings of the IEEE Power Electronics Specialists Conference*, volume 1, pages 121-126, Galway Ireland, June 2000.
 22. K.A. Corzine and J.R. Baker, "Multi-Level Voltage-Source Duty-Cycle Modulation: Analysis and Implementation," *Proceedings of the IEEE Industry Applications Society Conference*, Chicago IL, October 2001.
 23. R.W. Erickson, *Fundamentals of Power Electronics*, Chapman and Hall, 1997.
 24. S.F. Glover, S.D. Sudhoff, H.J. Hegner, and H.N. Robey, "Average Value Modeling of a Hysteresis Controlled DC/DC Converter for Use in Electromechanical System Studies," *Proceedings of the Naval Symposium on Electric Machines*, pages 77-84, Newport RI, July 1997.
 25. S.D. Sudhoff, K.A. Corzine, S.F. Glover, H.J. Hegner, and H.N. Robey Jr., "DC Link Stabilized Field Oriented Control of Electric Propulsion Systems," *IEEE Transactions on Energy Conversion*, volume 13, number 1, pages 27-33, March 1998.
 26. P.C. Krause, S.D. Sudhoff, O. Wasynczuk, *Analysis of Electric Machinery*, IEEE Press, 1995.

Keith A. Corzine received the BSEE, MSEE, and Ph.D. degrees from the University of Missouri - Rolla in 1992 and 1994, and 1997 respectively. In the Fall of 1997 he joined the University of Wisconsin - Milwaukee as an assistant professor. His research interests include power electronics, motor drives, Naval ship propulsion systems, and electric machinery analysis. Contact: Keith@Corzine.net.

Johnson Yuen received the BSEE degree from the City College of New York in 1984. He is presently employed with the Naval Surface Warfare Center and is involved in the Integrated Power Systems (IPS) and Power Electronic Building Block (PEBB) projects. Contact: yuenj@nswccd.navy.mil

James R. Baker received the BSEE degree from the University of Maryland in 1984 and the MSEE degree from George Mason University in 1994. James has been working in the power electronics field for the past 15 years at the Naval Surface Warfare Center. His background is in digital implementation of power electronic control. Contact: BakerJR@nswccd.navy.mil