



Missouri University of Science and Technology Scholars' Mine

Electrical and Computer Engineering Faculty Research & Creative Works

Electrical and Computer Engineering

01 Jan 2002

Analysis of a Four-level DC/DC Buck Converter

Keith Corzine Missouri University of Science and Technology

J. Yuen

J. R. Baker

Follow this and additional works at: https://scholarsmine.mst.edu/ele_comeng_facwork



Part of the Electrical and Computer Engineering Commons

Recommended Citation

K. Corzine et al., "Analysis of a Four-level DC/DC Buck Converter," IEEE Transactions on Industrial Electronics, Institute of Electrical and Electronics Engineers (IEEE), Jan 2002. The definitive version is available at https://doi.org/10.1109/TIE.2002.801075

This Article - Journal is brought to you for free and open access by Scholars' Mine. It has been accepted for inclusion in Electrical and Computer Engineering Faculty Research & Creative Works by an authorized administrator of Scholars' Mine. This work is protected by U. S. Copyright Law. Unauthorized use including reproduction for redistribution requires the permission of the copyright holder. For more information, please contact scholarsmine@mst.edu.

Analysis of a Four-Level DC/DC Buck Converter

Keith A. Corzine, Member, IEEE, Johnson Yuen, and James R. Baker

Abstract—In this paper, a four-level dc/dc buck converter is introduced. The primary application for this converter is to regulate the center capacitor voltage in a four-level inverter system. The steady-sate and average-value models for the proposed converter are developed and compared in simulation. The converter was constructed in the laboratory and verified on a four-level motor drive system. It was shown that the four-level dc/dc converter provides capacitor voltage balancing and allows higher output voltage utilization from the inverter.

Index Terms—Average-value modeling, dc/dc converters, four-level converters, multilevel converters.

I. INTRODUCTION

THE general trend in power electronics devices has been to switch power semiconductors at increasingly high frequencies in order to minimize harmonics and reduce passive component sizes. However, the increase in switching frequency increases the switching losses, which become especially significant at high power levels. Several methods for decreasing switching losses have been proposed including constructing resonant inverters and multilevel inverters [1].

Resonant inverters avoid switching losses by adding an *LC* resonant circuit to the hard-switched inverter topology. The inverter transistors can be switched when their voltage or current is zero, thus mitigating switching losses. Examples of this type of inverter include the resonant dc link [2], and the auxiliary resonant commutated-pole inverter (ARCP) [3], [4]. One disadvantage of resonant inverters is that the added resonant circuitry will increase the complexity and cost of the inverter control. Furthermore, high insulated gate bipolar transistor (IGBT) switching edge rates can create switch-level control problems.

Multilevel inverters offer another approach to reducing switching losses. In particular, these converters offer a high number of switching states so that the inverter output voltage can be "stepped" in smaller increments [5]–[11]. This allows mitigation of harmonics at low switching frequencies, thereby reducing switching losses. In addition, electromagnetic compatibility EMC concerns are reduced through the lower common-mode current facilitated by lower dv/dt's produced by the smaller voltage steps. One disadvantage of these techniques are that they require a high number of switching devices. The primary disadvantage of a multilevel inverter is that they must be supplied from isolated dc voltage sources or a bank of

Manuscript received June 29, 2001; revised November 11, 2001. Abstract published on the Internet May 16, 2002. This paper was presented at the IEEE Industry Applications Society Annual Meeting. Chicago IL, September 30th–October 4th, 2001.

Publisher Item Identifier 10.1109/TIE.2002.801075.




Fig. 1. Proposed four-level two-quadrant dc/dc converter.

series capacitors with balanced voltages. In systems where isolated dc sources are not practical, capacitor voltage balancing becomes the principal limitation for multilevel inverters.

One of the most popular industrial multilevel inverters is the diode-clamped three-level inverter [5], [7], [8], [10]. It has been well established that the dc capacitor voltages can be readily balanced through the use of straightforward selection of redundant inverter switching states [10]. However, for inverters with a higher number of levels, the voltage balancing through redundant state selection limits the output voltage to 50% of the maximum [12], [13]. For this reason, some systems incorporate auxiliary dc/dc converters for capacitor voltage balancing [14]–[17]. Three-level boost dc/dc converters have been proposed for systems that are powered from a low-voltage source such as a battery, fuel cell, or superconducting magnetic energy storage (SMES) [18]-[21]. A four-level dc/dc boost converter has been recently introduced for supplying a four-level inverter [22]. In this paper, a novel four-level dc/dc buck/boost converter is presented. For unidirectional power flow motor drive applications, such as naval ship propulsion, the buck operation is of primary interest. Steady-state and average-value models are developed for buck operation and compared in simulation. The buck converter is constructed in the laboratory and validated on a four-level motor drive system.

II. PROPOSED FOUR-LEVEL DC/DC CONVERTER

Fig. 1 shows the proposed two-quadrant dc/dc converter connected to a four-level motor drive. This converter is capable of operation in buck or boost mode depending on whether the $v_{\rm dc}$ is supplying or absorbing power respectively. It should be pointed out that the series IGBTs in Fig. 1 are included for voltage sharing. Using this structure, each dc/dc converter IGBT will be required to block half of the dc-link voltage. In practice, snubber capacitors can be connected to the junction of the series IGBTs as shown in Fig. 1. This is necessary so that adequate inductor current switching can be ensured. These capacitors are

K. A. Corzine is with the Department of Electrical Engineering, University of Wisconsin, Milwaukee, WI 53211 USA (e-mail: Keith@Corzine.net).

J. Yuen and J. R. Baker are with the Naval Surface Warfare Center, Philadelphia, PA 19112 USA.




Fig. 2. Proposed four-level one-quadrant boost converter.




Fig. 3. Four-level dc/dc converter switching states.

small-microfarad high-frequency (polypropylene) types. As an example of how they assist commutation, consider the circuit of Fig. 1 where the upper and lower IGBTs are gated on. If there is a slight difference in the inductor currents (perhaps due to slightly different inductances) then the difference in current can flow into the capacitor junction when entering the next state where the outer IGBTs are gated off and the inner IGBTs are gated on. Low-wattage resistors can also be connected in parallel with the snubber capacitors to ensure steady-state voltage sharing.

In many systems, such as naval propulsion systems, bidirectional power flow is not necessary and the topology may be reduced to the one-quadrant version shown in Fig. 2. It should be pointed out that this specific topology was first introduced in [17]. The study herein expands on this concept by providing mathematical modeling and laboratory verification under load. As will be described herein, this converter regulates the center capacitor voltage $v_{\rm c2}$ by performing a buck operation from the supplied dc voltage $v_{\rm dc}$. This is significant since the four-level inverter will tend to discharge the center capacitor from its ideal value of $(1/3)v_{\rm dc}$. It will also be shown that the buck converter does not regulate the upper and lower capacitor voltages v_{c1} and v_{c3} . These voltages will be balanced through redundant state selection (RSS) from the inverter.

Fig. 3 shows the two reasonable switching states for the buck converter. State 0 is achieved by gating both transistor switches on. As can be seen, this will increase the charge on the center capacitor through the converter inductors. When the transistors are gated off, the inductor current continues to flow in the diodes resulting in state 1. In this switching state, the inductor current




Fig. 4. Four-level converter with resistive load.




Fig. 5. Steady-state inductor current waveform.

is again charging the center capacitor. Switching between the states is performed at a constant clock rate with a duty cycle according to

$$state = \begin{cases} 0, & 0 \le t < dT_{sw} \\ 1, & dT_{sw} \le t \le T_{sw} \end{cases}$$
 (1)

where $T_{\rm sw}$ is the switching period and d is the duty cycle.

III. STEADY-STATE MODELING

As with other types of dc/dc converters, it is instructive to perform a steady-state analysis of the converter driving a resistive load [18]–[20], [23]. Fig. 4 shows the topology for this analysis. If continuous current operation is assumed, the inductor current waveform will appear as shown in Fig. 5. Therein, the current i_{Lx} represents the current in either inductor (x may be 1 or 2). This is done since the current in both inductors is identical if the inductors are matched and the load is symmetrical. The current slopes are depicted in Fig. 5, which represent the inductor voltage divided by L. The average current I_{Lx} as well as the maximum current $I_{\max x}$ and minimum current $I_{\min x}$ are also defined. The analysis begins by setting the average inductor voltage to zero, resulting in

$$v_{c2} = dv_{dc}. (2)$$

From (2), it can be determined that it is optimal to set d=1/3 since that will result in $v_{c2}=(1/3)v_{\rm dc}$ and that will be utilized in the studies to follow. However, a regulating control may be added to determine d in order to maintain good capacitor balancing under transient conditions or provide control in the discontinuous current mode.




Fig. 6. Four-level buck converter NLAM structure.

From the inductor current slope and the definition of the average current I_{Lx} , it may be shown that the maximum and minimum current are

$$I_{\max x} = I_{Lx} + \frac{(1-d)T_{\text{sw}}v_{c2}}{4L}$$

$$I_{\min x} = I_{Lx} - \frac{(1-d)T_{\text{sw}}v_{c2}}{4L}.$$
(3)

$$I_{\min x} = I_{Lx} - \frac{(1-d)T_{\text{sw}}v_{c2}}{4L}.$$
 (4)

The average current depends on the load and may be expressed for inductors 1 and 2 as

$$I_{L2} = \frac{v_{c2}}{R_2} - \frac{v_{c3}}{R_3} \tag{5}$$

$$I_{L2} = \frac{v_{c2}}{R_2} - \frac{v_{c3}}{R_3}$$

$$I_{L1} = \frac{v_{c2}}{R_2} - \frac{v_{c1}}{R_1}.$$
(5)

It can be seen from (5) and (6) that the average currents in both inductors will be equal if $v_{c1} = v_{c3}$ and $R_1 = R_3$. This 1-3 symmetry is typical of inverter loads and by assuming such symmetry, and setting $I_{\min} = 0$, it can be shown that

$$L \ge \frac{T_{\rm sw} R_1 R_2}{6(R_1 - R_2)} \tag{7}$$

in order to avoid discontinuous current operation. If the inductance is fixed, the switching period may be set to

$$T_{\rm sw} \le \frac{6L(R_1 - R_2)}{R_1 R_2}$$
 (8)

in order to avoid discontinuous current operation.

IV. NON-LINEAR AVERAGE-VALUE MODELING

The general concept of nonlinear average-value models (NLAMs) is that the high-frequency switching of the power converter is represented on an average-value basis. These models provide insight into the operation of switching converters as well as suggest control strategies. Another advantage of NLAMs is that some simulation packages can linearize these models about an operating point and determine the state-space matrices. From this information, classical control theory can be applied [24], [25].

Fig. 6 shows the general structure of the NLAM where the converter switches have been replaced by dependent voltage and current sources. Therein, the symbol denotes the fast average which is the average value of the quantity over one switching cycle of the converter T_{sw} . The converter waveforms used for determining the dependant source equations are shown in Fig. 7.




Fig. 7. Converter switching waveforms.

If the inductor current ripple is neglected, the average-value equations are

$$\hat{v}_{\rm sw} = d\hat{v}_{\rm dc} \tag{9}$$

$$\hat{v}_{sw} = d\hat{v}_{dc}$$
 (9)
 $\hat{i}_{s1} = d\hat{i}_{L1}$ (10)
 $\hat{i}_{s2} = d\hat{i}_{L2}$. (11)

$$\hat{i}_{s2} = d\hat{i}_{L2}. \tag{11}$$

It is instructive to consider the insights into converter operation that the NLAM model provides. From the steady-state operation of the equivalent circuit, the relationship given in (1) can be directly seen. Furthermore, it can be seen that the voltages v_{c1} and v_{c3} are not directly determined by the converter, but instead depend on the load resistors.

V. DC/DC CONVERTER SIMULATION STUDIES

Detailed and NLAM-based simulations were performed on the buck converter circuits shown in Fig. 4. For the detailed simulation, the switching period was set to $T_{\rm sw}95.2~\mu s$. The dc input voltage was $v_{\rm dc} = 648$ V. The converter inductance was L=2.9 mH and the capacitor values were $C_1=C_2=$ $C_3 = 3100 \,\mu\text{F}$. The upper and lower resistor values were set to $R_1 = R_3 = 20 \Omega$ and the center resistor was stepped from $R_2 = 11.6 \Omega \text{ to } R_2 = 3.7 \Omega.$

Figs. 8 and 9 show the simulation results for the detailed and NLAM models, respectively. As can be seen, the center capacitor voltage drops when the load is stepped, but then settles back to its original value. The inductor current increases as the power to the load increases. As can be seen, the NLAM predicts the dynamic performance of the converter but neglects the high-frequency switching. As a result, the NLAM simulation ran four times faster than the detailed model.

VI. FOUR-LEVEL INVERTER

Fig. 10 illustrates a four-level diode-clamped inverter [6]–[8], [12], [13]. The general theory of this inverter is that each phase (a, b, or c) can be electrically connected to the junctions d_0 ,




Fig. 8. Converter detailed model performance prediction.




Fig. 9. Average-value model performance prediction.

 d_1 , d_2 , and d_3 by appropriate switching of the inverter transistors. By pulsewidth modulation (PWM), the inverter line-to-ground voltages v_{ag} , v_{bg} , and v_{cg} can be directly controlled.




Fig. 10. Four-level inverter topology.

The motor line-to-neutral voltages can be calculated from the line-to-ground voltages by [26]

$$\begin{bmatrix} v_{as} \\ v_{bs} \\ v_{cs} \end{bmatrix} = \frac{1}{3} \begin{bmatrix} 2 & -1 & -1 \\ -1 & 2 & -1 \\ -1 & -1 & 2 \end{bmatrix} \begin{bmatrix} v_{ag} \\ v_{bg} \\ v_{cg} \end{bmatrix}.$$
 (12)

Modulation of the line-to-ground voltages may be accomplished with time-domain-based voltage-source methods such as sine-triangle modulation [11], [12] or duty-cycle modulation [22]. These methods rely on a three-phase set of duty cycles, which may be expressed as

$$d_a = \frac{1}{2} \left[1 + m \cos(\theta_c) - \frac{m}{6} \cos(3\theta_c) \right]$$
 (13)

$$d_b = \frac{1}{2} \left[1 + m \cos \left(\theta_c - \frac{2\pi}{3} \right) - \frac{m}{6} \cos(3\theta_c) \right] \tag{14}$$

$$d_c = \frac{1}{2} \left[1 + m \cos \left(\theta_c + \frac{2\pi}{3} \right) - \frac{m}{6} \cos(3\theta_c) \right]$$
 (15)

where θ_c is the inverter electrical angle and m is the modulation index which ranges from 0 to 1.15 [22]. For constant-frequency operation, the electrical angle may be related to the commanded frequency by

$$\theta_c = 2\pi f^* t. \tag{16}$$

If the duty cycles of (13)–(15) are used in the modulation, then the line-to-ground voltages will contain the same offset, fundamental, and third harmonic terms [22]. From (12), it can be seen that only the fundamental terms will appear on the motor windings resulting in a three-phase sinusoidal set of voltages.

VII. FOUR-LEVEL SYSTEM LABORATORY STUDIES

The system shown in Fig. 2 was constructed in the laboratory. The motor load was an 18-kW induction motor loaded by a synchronous generator. For the studies that follow, the dc voltage was $v_{\rm dc}=648~{\rm V}$ and the modulation parameters were




Fig. 11. Measured inverter output waveforms.




Fig. 12. Measured converter waveforms.

 $f^*=100~{\rm Hz}$ and m=1.04. The buck converter inductance, capacitance, and switching period were the same as with the simulation studies. The system control scheme for the converter was a fairly straightforward triangle comparison circuit to produce PWM signals with a duty cycle of 1/3.

Fig. 11 shows the motor line-to-line voltage and the a-phase current. As can be seen, the voltage waveform exhibits the




Fig. 13. Measured capacitor voltages in transient state.

typical four-level inverter shape [8]. In this case, the fundamental component of the voltage and current waveforms were $v_{ab1} = 636 \text{ V}$ and $i_{as1} = 28.4 \text{ A}$. The voltage and current total harmonic distortions (THDs) were THD $(v_{ab}) = 18.3\%$ and THD $(i_{as}) = 2.22\%$. Measured values for the machine input power and power factor were 13.6 kW and 0.882 lagging, respectively. As stated before, the buck converter regulated the center capacitor and the upper and lower capacitors were balanced by redundant state selection within the inverter [13]. In this study, the capacitor voltages measured $v_{c1} = v_{c2} = v_{c3} = 216$ V. Fig. 12 shows the buck converter semiconductor voltages and inductor current as labeled in Fig. 2. This figure demonstrates the voltage sharing of the IGBTs and diodes. Fig. 13 demonstrates a transient study where the motor drive system is operating at rated power and the dc/dc converter is turned off. Although capacitor voltage balancing is incorporated in the inverter-switching algorithm, it is not effective at this modulation index and the center capacitor voltage discharges to zero.

VIII. CONCLUSION

This paper has presented an analysis of a four-level dc/dc buck converter, which is designed to supply a four-level inverter. Detailed and average-value models were developed. A computer simulation showed that the average-value model accurately predicted the dynamics of the buck converter when compared to the detailed model. The new converter was constructed in the laboratory and tested on a four-level motor drive. It was demonstrated that the buck converter was necessary for regulating the capacitor voltages at a high modulation index.

ACKNOWLEDGMENT

The authors would like to thank D. Delisle (NAVSEA PMS-510C) and G. Jebsen (ONR) for their support of this project.

REFERENCES

- [1] D. Divan, "Low stress switching for efficiency," *IEEE Spectrum*, vol. 33, pp. 33–39, Dec. 1996.
- [2] J. He and N. Mohan, "Parallel resonant DC link circuit—A novel zero switching loss topology with minimum voltage stresses," *IEEE Trans. Power Electron.*, vol. 6, pp. 687–694, Oct. 1991.
- [3] R. W. DeDoncker and J. P. Lyons, "The auxiliary resonant commutated pole converter," in *Conf. Rec. IEEE-IAS Annu. Meeting*, vol. 2, Oct. 1990, pp. 1228–1335.
- [4] B. T. Kuhn and S. D. Sudhoff, "Modeling considerations in ARCP versus hard switched drives," in *Proc. Naval Symp. Electric Machines*, July 1997, pp. 161–168.
- [5] A. Nabe, I. Takahashi, and H. Akagi, "A new neutral-point clamped PWM inverter," *IEEE Trans. Ind. Applicat.*, vol. 17, pp. 518–523, Sept./Oct. 1981.
- [6] K. A. Corzine, "Topology and control of cascaded multi-level converters," Ph.D. dissertation, Elect. Eng. Dept., Univ. Missouri, Rolla, MO 1997
- [7] K. A. Corzine, S. D. Sudhoff, and C. A. Whitcomb, "Performance characteristics of a cascaded two-level converter," *IEEE Trans. Energy Conversion*, vol. 14, pp. 433–439, Sept. 1999.
- [8] K. A. Corzine and S. D. Sudhoff, "High state count power converters: An alternate direction in power electronics technology," in *Proce. SAE Aerospace Power Systems Conf.*, Williamsburg, VA, April 1998, pp. 141–151.
- [9] K. A. Corzine, S. D. Sudhoff, E. A. Lewis, D. H. Schmucker, R. A. Youngs, and H. J. Hegner, "Use of multi-level converters in ship propulsion drives," in *Proc. All Electric Ship Conf.*, vol. 1, London, U.K., Sept. 1998, pp. 155–163.
- [10] Y. H. Lee, B. S. Suh, and D. S. Hyun, "A novel PWM scheme for a three-level voltage source inverter with GTO thyristors," *IEEE Trans. Ind. Applicat.*, vol. 32, pp. 260–268, Mar./Apr. 1996.
- [11] R. W. Menzies, P. Steimer, and J. K. Steinke, "Five-level GTO inverters for large induction motor drives," *IEEE Trans. Ind. Applicat.*, vol. 30, pp. 938–944, July/Aug. 1994.
- [12] G. Sinha and T. A. Lipo, "A four-level rectifier-inverter system for drive applications," *IEEE Ind. Applicat. Mag.*, vol. 4, pp. 66–74, Jan./Feb. 1998
- [13] M. Fracchia, T. Ghiara, M. Marchesoni, and M. Mazzucchelli, "Optimized modulation techniques for the generalized N-level converter," in *Proc. IEEE PESC* '92, vol. 2, 1992, pp. 1205–1213.
- [14] N. S. Chio, J. G. Cho, and G. H. Cho, "A general circuit topology of multilevel inverter," in *Proc. IEEE PESC'91*, October 1991, pp. 96–103.
- [15] C. Newton, M. Summer, and T. Alexander, "The investigation and development of a multi-level voltage source inverter," in *Proc. Power Electronics and Variable Speed Drives Conf.*, Sept. 1996, pp. 317–321.
- [16] Y. Chen, B. Mwinyiwiwa, Z. Wolanski, and B. T. Ooi, "Unified power flow controller (UPFC) based on chopper stabilized multilevel converter," in *Proc. IEEE PESC'97*, vol. 1, 1997, pp. 331–337.
- [17] R. Rojas, T. Ohnishi, and T. Suzuki, "PWM control method for a four-level inverter," in *Proc. IEE—Elect. Power Applicat.*, vol. 142, Nov. 1995, pp. 390–396.
- [18] H. Mao, D. Boroyevich, and F. C. Lee, "Multi-level 2-quadrant boost choppers for superconducting magnetic energy storage," in *Proc. IEEE APEC'96*, San Jose, CA, Mar. 1996, pp. 876–882.
- [19] J. R. Pinheiro, D. L. R. Vidor, and H. A. Grundling, "Dual output three-level boost power factor correction converter with unbalanced loads," in *Proc. IEEE PESC'96*, Jan. 1996, pp. 733–739.
- [20] M. T. Zhang, Y. Jiang, F. C. Lee, and M. M. Jovanovic, "Single-phase three-level boost power factor correction converter," in *Proc. IEEE APEC'95*, Mar. 1995, pp. 434–439.

- [21] D. Peng, D. H. Lee, F. C. Lee, and D. Bobojevic, "Modulation and control of ZCT three-level choppers for SMES application," in *Proc. IEEE PESC*, vol. 1, Galway, Ireland, June 2000, pp. 121–126.
- [22] K. A. Corzine and S. K. Majeethia, "Analysis of a novel four-level DC/DC boost converter," in *Conf. Rec. IEEE-IAS Annu. Meeting*, Phoenix, AZ, Oct. 1999, pp. 1964–1971.
- [23] R. W. Erickson, Fundamentals of Power Electronics. London, U.K.: Chapman & Hall, 1997.
- [24] S. F. Glover, S. D. Sudhoff, H. J. Hegner, and H. N. Robey, "Average value modeling of a hysteresis controlled DC/DC converter for use in electromechanical system studies," in *Proc. Naval Symp. Electric Machines*, Newport, RI, July 1997, pp. 77–84.
- [25] S. D. Sudhoff, K. A. Corzine, S. F. Glover, H. J. Hegner, and H. N. Robey Jr, "DC link stabilized field oriented control of electric propulsion systems," *IEEE Trans. Energy Conversion*, vol. 13, pp. 27–33, Mar. 1998.
- [26] P. C. Krause, S. D. Sudhoff, and O. Wasynczuk, Analysis of Electric Machinery. New York: IEEE Press, 1995.



Keith A. Corzine (S'92–M'97) received the B.S.E.E., M.S.E.E., and Ph.D. degrees from the University of Missouri, Rolla, in 1992, 1994, and 1997, respectively.

In 1997, he joined the University of Wisconsin, Milwaukee, as an Assistant Professor. His research interests include power electronics, motor drives, naval ship propulsion systems, and electric machinery analysis.



Johnson Yuen received the B.S.E.E. degree from the City College of New York, New York, NY, in 1984.

He is presently with the Naval Surface Warfare Center, Philadelphia, PA, and is involved in the Integrated Power Systems (IPS) and Power Electronic Building Block (PEBB) Projects.



James R. Baker received the B.S.E.E. degree from the University of Maryland, College Park, in 1984 and the M.S.E.E. degree from George Mason University, Fairfax, VA, in 1994.

He has been working in the power electronics field for the past 15 years at the Naval Surface Warfare Center, Philadelphia, PA. His background is in digital implementation of power electronic control.