



An Perfect Design For Testability Implementation Of Sleep Convention Logic On Scan Cell Design

KONETI RENUKA

M.Tech Student, Department Of ECE, Indur Institute of Engineering & Technology, Siddipet, T.S, India.

V SRINU

Assistant Professor, Department Of ECE, Indur Institute of Engineering & Technology, Siddipet, T.S, India.

Abstract: Design for testability (DFT) refers to a new hardware that reduces check generation quality and checks price also will increase check quality. Sleep Convention Logic (SCL) is associated asynchronous logic vogue that relies on Null Convention Logic (NCL). Within the SCL the combinative blocks are made from threshold gates. SCL utilizes power gating technique to additional reduce the ability consumption by incorporating the sleep signal in each single gate. Their are presently no DFT methodologies existing for SCL. However, within the current NCL, specific DFT strategies cannot be directly used as a result of the sleep mechanism for power gating. The aim of this paper is to implement twin rail sleep convention logic S-BOX and to analyze the varied stuck at faults among the SCL pipeline and also improves the fault coverage. To research the ability consumption throughout traditional AES S-Box and twin rail AES S-Box. Thence the project stands for analyzing the stuck-at faults and up the fault coverage by mistreatment scan primarily based testing methodology.

Keywords: Dual Rail; Sleep Convention Logic; Null Convention Logic; Design For Testability; Power Gating Technique; AES; S-BOX;

I. INTRODUCTION

Design for testability (DFT) consists of IC style techniques that add testability options to a hardware product design. The take a look arts square measure usually driven by test programs that execute exploitation automatic equipment (ATE). The diagnostic data will be accustomed find the supply of the failure. The automated equipment is AN instrument used to apply takes a look at patterns to device-under-test (DUT), analyze the responses from the DUT, and mark the DUT nearly as good or dangerous. The DUT is additionally known as because of the circuit-under-test (CUT). Sleep convention logic (SCL) could be a self-timed asynchronous pipeline logic vogue that gives inherent power-gating, resulting in ultra-low power consumption Sleep convention logic (SCL), is additionally called a variant of NULL convention logic (NCL) [1], [2] that takes the advantage of the MTCMOS power gating technique [3], [4] to more scale back the power consumption. Most of those blessings square measure the direct results of applying the sleep mechanism to the circuit through high-Vetch transistors. The aim of this paper is to analyze the assorted stuck-at faults at intervals AN SCL pipeline and propose a comprehensive scan-based testing methodology that gives high fault coverage by introducing the scan chain. Level Sensitive Scan style (LSSD) is that the DFT technique used to take a look at the sleep convention logic. In Cryptography to supply confidentiality and integrity, encryption is employed. Thus by exploitation twin rail cryptography for information transfer

communication the confidentiality is accrued. Encryption transforms original data, known as plaintext, into remodeled data, known as cipher text, code text or simply cipher that typically has the looks of random, unintelligible information. There square measure variety of cryptography methods that involve totally different secret writing and coding techniques. One such technique is AES [5], known as Advance Encryption commonplace. It absolutely was revealed by National Institute of Standards and Technology (NIST).

II. PREVIOUS STUDY

SCL needs an additional gate to synchronize between knowledge and NULL phases. This further gate may be an easy resettable C-element with inverted output, which is able to be referred to as the completion C-element (Ci) hereafter. SCL utilizes fine-grained power gating by incorporating a sleep signal, S, in each single gate. Almost like the NCL gates [10], each SCL gate is created of a collection block and a hold0 block (denoted as the set). In the SCL circuits, however, since all the gates inside the combinational blocks are forced to reset by declarative the sleep signal, input-completeness with relevance NULL is inherently ensured and NULL wave front propagation is not any longer required. SCL circuits have many benefits over ancient NCL circuits. These benefits are the direct results of applying the sleep mechanism to the circuit. Since the NULL phase is currently forced through the sleep signal instead of waiting for the NULL wave front to propagate through the circuit, the gates now not want physical

phenomenon, as a result of input completeness with relevance NULL is inherently ensured by explicitly sleeping all the gates. Removing physical phenomenon from the NCL gates ends up in a major quantity of space saving. As a result, no further logic is needed to be value-added to a combinational block to create it input complete with respect to the information. Finally, observability within the SCL circuits is also ensured via the sleep mechanism since any potential orphan is expressly cleared between 2 adjacent knowledge phases by declarative the sleep signal. In summary, the subsequent contributions are created.

- 1) Stuck-at faults inside numerous elements within the SCL pipeline and the way they impact the pipeline are analyzed.
- 2) A comprehensive scan-based DFT methodology is proposed supported the fault analysis.




FIG.2.1. SCL register implementation for a single rail.

III. PROPOSED DESIGN FOR TESTABILITY METHODOLOGY

As mentioned before, every stage of the SCL pipeline is made of 4 separate blocks: combinable logic perform (Fi), completion detector (CDi), register (Ri), and completion C-element (Ci). Since the stuck-at faults in every block will impact the SCL pipeline in several ways in which, every block ought to be analyzed on an individual basis. For the analysis in Section IV-A, it is assumed that the sleep signals square measure fault-free. The impact of stuck-at faults on sleep signals is analyzed later. The dual-rail methodology is that the most promising asynchronous logic style. The advantage of dual-rail logic is that the constant power consumption may be achieved by the signals square measure implemented by 2 complementary wires. The power dissipated is freelance of the input file in asynchronous logic. This text relies upon, we have a tendency to propose AN asynchronous AES S-Box supported asleep Convention Logic (SCL) that matches the 2 vital properties mentioned above; dual-rail coding and clock-free operation. The AES S-Box is built by combining the mathematical function with AN invertible transformation in order to avoid attacks supported arithmetic. The S-Box is one in all the foremost vital implementation of AES hardware. It

consumes the bulk of power and is additionally most vulnerable part to SCAs. A diagram of the AES S-Box is shown in Fig. The asynchronous clock less circuit requires less power, generate less noise and manufacture less electromagnetic interference compared to their synchronous counterparts. Sleep Convention Logic (SCL) may be a delay-insensitive logic that belongs to the asynchronous circuit's classes. SCL circuit utilizes dual-rail and quad-rail logic to realize this delay unfitness. A dual-rail signal will Represent [one of obtainable 3 states, DATA0, DATA1 and NULL, that corresponds to Boolean logic zero (i.e., DATA0), Boolean logic 1(i.e., DATA1) and management signal NULL for asynchronous acknowledgment, respectively.




Fig.3.1. SCL scan cell design.

IV. SIMULATION RESULTS

A similar approach may be the accustomed sight all the stuck-at-0 faults on the sleep signal forks at intervals the register blocks. This point associate all-1 sequence, 1111..., is shifted into the scan chain. Then, an indication rest is declared briefly followed by declarative rstL once more. Declarative rstH causes the sleep signal of all the scan cells to be declared, and declarative rstL returns the circuit to check mode. If there aren't any stuck-at-0 faults on the sleep signal forks, all the registers should then get cleared, the output sequence to be all 0s. The presence of even a single one within the output sequence indicates the existence of a stuck-at-0 fault on a sleep signal fork. In fact, the amount of 1s within the output sequence shows what number of the sleep signal forks is stuck-at-0. The second testing step is to use a single try to the SCL pipeline in traditional mode and it propagates from primary inputs to primary outputs. This may sight all the stuck-at faults on the inputs and output of completion C-elements. To boot, as discussed earlier, this conjointly detects all stuck-at-0 faults on the output of all gates at intervals the completion detector blocks. To detect stuck-at faults within the combinatory logic blocks and stuck-at-1 faults on the output of gates at intervals the completion detector blocks stay to be tested. By disabling the sleep signal, the combinatory logic blocks become traditional Boolean circuits. Therefore, the normal ATPG tools will be accustomed generate take a look at patterns to sight the remaining faults.




Fig.4.1.Output function.

V. CONCLUSION

In this project, we will enforce SCL primarily based AES S-box the technique with success by victimization Virology language. The problem of testing SCL circuits for stuck-at faults was investigated. The faults were at first divided into 2 separate categories:

- 1) Faults on logic gates and
- 2) Faults on sleep signal forks.

The faults at intervals every class were then analyzed separately, and therefore the impact of the faults were mentioned. Finally, the projected DFT methodology was valid through experimental results. By victimization the fault injection techniques the fault coverage is improved.

VI. REFERENCES

- [1]. J. Di and S. C. Smith, "Ultra-low power multi-threshold asynchronous circuit style," U.S. Patent eight 664 977, Mar. 4, 2014.
- [2]. S. C. Smith and J. Di, "Designing asynchronous circuits using NCL," *Synch. Lect. Digit. Circuits Syst.*, vol. 4, no. 1, pp. 1–96, 2009.
- [3]. S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "1-V power provide high-speed digital circuit technology with Multi Threshold-voltage CMOS," *IEEE J. Solid-State Circuits*, vol. 30, no. 8, pp. 847–854, Aug. 1995.
- [4]. P. Lakshmikanthan, K. Sahni, and A. Nunez, "Design of ultra-low power combinative normal library cells employing a novel outflow reduction methodology," in *Proc. IEEE Int. SOC Conf.*, Sep. 2006, pp. 93–94.
- [5]. Federal information science normal publication 197,"Advanced cryptography Standard" nov.26, 2001.
- [6]. P. A. Beerel, R. O. Ozdag, and M. Ferretti, *A Designer's Guide to Asynchronous VLSI*. Cambridge, U.K.: Cambridge Univ. Press, 2010.
- [7]. A. Bailey, A. Al Zahrani, G. Fu, J. Di, and S. C. Smith, "Multi-threshold asynchronous circuit style for ultra-low power," *J. Low*

Power negatron., vol. 4, no. 3, pp. 337–348, 2008.

- [8]. S. C. Smith, "Speedup of self-timed digital systems victimisation early completion," in *Proc. IEEE Comput. Soc. Annu. Symp. VLSI*, Apr. 2002, pp. 98–104.