



# Implementation Of Area Efficient Low Power CMOS Vedic Multiplier Using HSPICE

**JINKA NAGABHUSHANAM**

M.Tech Student, Dept of ECE (VLSI SD) ,  
Srinivasa Institute of Technology and science,  
Ukkayapalli, Kadapa, A.P, India.

**N. NAGA MALLIKARJUN**

Associate Professor, Dept of ECE, Srinivasa  
Institute of Technology and science, Ukkayapalli,  
Kadapa, A.P, India.


**Abstract:** The technique incorporates a high-speed low law Mac multiplier by practicing protection of Vedic compounding method with a very valuable deluge administer routine selected legion transport CMOS (Mc CMOS) telecommunications. We have formed 16-bit Vedic multiplier applying Mc CMOS telecommunications and used 65nm and 45nm node automation and contingent copy results that indicate the drama of the district. The Vedic calculation is an ancient Indian algebra is very profitable for action uninteresting and bulky numerical estimation at a very fast rate. The Vedic Urdhva-Tiryakbhyam multiplier is relatively 10 times faster dance than the conventional multiplier construction. Thorough duplications of 32 x 32 Mac Vedic multiplier we are adopting Mc CMOS Technology which show the Power Delay Product (PDP) waste by generally 75 % correlated to the conventional multiplier compose. The cops have been borne out in cadence-spice pretender with 1V prestige contribute. This mode will be very favourable for composing low deluge accelerated ALU unit. In the initial stage of work we implemented the 32-bit Vedic repetition trip and in the assisted development, we again prolong we pervade the comparisons of Booth and Baugh Woolley with Pipelined Architecture.

**Keywords:** Vedic Multiplication Algorithm; Multi Channel CMOS Technology; Vedic Urdhva-Tiryakbhyam Multiplier; Power Delay Product PDP);

## I. INTRODUCTION

Reduction of area prestige wastage and spread stay fit in principal area perturb in modernized VLSI Design. This technique presents a valuable performance is used for amplification of two dual numbers and that brings the average sovereignty, discharge sovereignty, and detail. The suggested construction rest on Urdhva-Tiryakbhyam Sutra of Vedic algebra to development the boost drama of paired compounding and that rest on 16 sutras (description). This idea of cunning the multiplier from Vedic geometry comes for the reason that partisan merchandise and some drive in special step. Valuable Design machinery for crack command and Mc CMOS (Multiple- Channel CMOS) antiquated used for law and appearance upturn of the Vedic Multiplier. The institute in this regard technique is as reflect: it contains MOSFET scaling and Mc CMOS mode, category 3 contains traditionally paired procreation finding and planned breakthrough of procreation planted on the Urdhva-Tiryakbhyam Sutra of Vedic calculus archaic described. Reduction of law squandering and breeding shelves in with the main areas of interests in present-day VLSI produces. Keeping that intellectual, an economical routine for repetition of two paired numbers with cut down average and flow strength and shelf open technique. The planned construction rest on the Urdhva-Tiryakbhyam Sutra of Vedic geometry in the name of enhancing the quicken of the dual repetition [3, 8]. In the methodic and architectural equalize heaps new repetition performances have been matured for enhancing the efficiency of the

multiplier. But the idea of conniving the multiplier from Vedic calculus has developed into within mode the limited production and the sums emanate in only a particular step. The use of Vedic Urdhva-Tiryakbhyam multiplier achieves generally 10 times faster opera than the traditional multiplier construction. Furthermore, a competent produce robotics for discharge manage, Mc CMOS (legion carry CMOS), antiquated used for the sovereignty and show the increment of the Vedic multiplier. It shows that by employing this routine a much better dance is achieved than the typical multiplier applying CMOS composition that will be very helpful for high opera computing.



**Fig.2.1. Four Bit Vedic Multiplication Architecture.**

## II. PRVIOUS STUDY


Leakage tide perhaps managed by developing the convey duration. Reducing the convey magnitude would curtail the inception intensity whichever seems impending a fine demand in intriguing small-scale devices. In no- vital path we will develop the carry magnitude of partially one camcorder (put one and that have the high chance of offending) in each achievable modern path in the

midst of Vdd and dirt. In significant path refer the same mode but develop transistors scope as decisive to uphold appearance. The main protection of Mc CMOS routine is its modesty. One behooves just to heighten the funnel duration very purely of the preferred computers that mayhap clearly polished by actual CAD tools and special Vth Processor, added preference of Mc CMOS routine is flow rule mayhap conceivable for both enthusiastic and idle mode of route action. A plain case of an inverter bespeak in Fig. 1. Where 45 nm Mc CMOS routine antiquated used for the law increment of the district. The key parameters are prestige transfer and dawn intensity, short-transport effectiveness, gate rare metal, stream carrying capability and deluge flood define. In deep sub-micron CMOS devise, non-margin limit camcorders afford the possibility of achieving accomplished flow administer externally the inconveniences of more established deluge administer skills. An initial search of the routes applying Mc CMOS performance indicates which can call for flow contraction by a consideration of slightly 150 with only prudent enlarge in your area and switched capacitance. Controlling the deluge modern perchance done by intensifying the funnel duration that archaic recommended here study. Doubling the funnel piece would give us a flow preserving proportion in the direct of 250. Now compressing the enactive convey range would fall off the verge intensity whichever seems planned a huge demand in sharp small-scale devices. In the noncancerous path of a course, we permit heighten the carry limit of somewhat one radio (portable one with a high chance of personality turned off) in each conceivable modern path enclosed by DVD and dirt. In pivotal paths, involve the same mode but raise transistors span as paramount to advocate appearance. The main convenience of Mc CMOS performance than alternative flow manages districts is its purity.

### III. PROPOSED METHOD

The compounding breakthrough for an 8x8 repeating alters say in Fig. 2. Multiplicands are denoted by a multipliers are denoted by bit, situation  $I=0$  to 7 for a unit multiplier.  $P_i$  is the limited products, locus  $I=0, 1, .63$ . These limited products are supplementary by accepting half rattle and full adder. The oval containing Tern ion bits are absolutely copperhead and the particular containing 25 cents are the half adder. After the extension, the sums are denoted by  $S_i$  and carries are denoted by  $C_i$ , locus 'i' denotes the list many of the supplementary bits. There are sixteen files that commenced with 0 from the right side. The bits that are not in the oval are expressed to the next do on the outside any Boolean surgery; the above-mentioned bits are shown in bold letters. This deal with continues prior to we get two rows of bits.

After four play of boost, we get two rows spot nine-bit identical extension beseems. The parallel bonus is done by applying one five bit correlate rattle and one four bit correlate copperhead. In the unified extension alter; air spread extension is all in two places. In the above-mentioned two places, negligible analogous snake [5, 9] mayhap hired but as prevent is wide of the mark at this play so bear multiplication extension is done to reduce area and power. In sub-micron CMOS device, non-minimum range computers afford the hope of achieving attractive crack manage externally the disadvantages of diverse accepted spurt manage modes. Preliminary analyses demonstrate that one can think discharge discount by an ingredient of at minute 100 (and probably orders of proportion superior to) with only modest increases in tour area and switched capacitance. This script quickly reviews associated crack administer skills, describes the Mc CMOS routine, and presents: copy results that are suggestive of the show of the approach. An expandable style for piped and boring Wallace tree multipliers is granted. For net list-only multipliers, minimal quiescence and product of conversation performs are achieved straight a decay-driven compose proposal. The construction perhaps altered to a tree-of-Wallace-trees network for efficient design, at the consumption of quiescence. The achievable minimal round time equals the prevent straight two full asp cells, plus the structure time and stays by the agency of a registry. The elemental Wallace trees here construction can also be used in constant formations that present a description of stay/gate count tradeoffs.



**Fig.3.1. 4 Bit Multiplier Schematic.**

### IV. SIMULATION RESULTS

The recommended Vedic multiplier hinge on the “Urdhva Tiryambakam” sutra. These equations are chiefly used for compounding of two statistic estimates [6]. In the ready report, we involve this conclusion on paired products. This repetition description perchance affects to all cases of repeating. The term “Urdhva Tiryambakam” commenced from two Sanskrit conference Urdhva and Tiryambakam whatever mode “Vertically” and “Crosswise” respectively[5]. This structure is stationed on the thought in whichever all limited

products rise united. This data mayhap suited for n x n bit company. All the limited products and their sums are parallels intended; the multiplier does not the buyer on the processor's sundial recurrence. It perchance actually designs in the microprocessor for the reason that its efficient organization and designers can clearly diagnose the particular problems to escape equipment failures. Processing sovereignty of multiplier perchance surely enhanced by increasing span of the goods and product data bus. It perhaps clearly charts in silicon chip for the reason that it's systematic formation. The multiplier stationed on "Urdhva Tiryambakam" sutra stand that related to more multipliers gate delay and area increases very deliberately as the company of bits increases. So this multiplier is space, time and law efficient.



**Fig.4.1. simulation results of ALU.**

### V. CONCLUSION

In this arrangement, we have designed and imitated a 32 bit Vedic Urdhva-Tiryak beam multiplier adopting Mc CMOS performance. Though accepting the Urdhva-Tiryakbhyam mode the standard law increases quite but the distribution shelves of the course reduces in a huge percentage to lead to a sign in the name of contraction in PDP. As seen from fig, the PDP reduces up to 80 % in Urdhva-Tiryakbhyam multiplier in comparison to typical multiplier algorithm. Moreover, the use of 130 nm, 90 nm, 65 nm, and 45 nm MOS structures makes the route more law valuable and provides high speed in too much low strength applications. The Mc CMOS Urdhva-Tiryakbhyam multiplier gives about 73 %–90 % less in spite of stay in comparison to the Mc CMOS rigid multiplier and the global PDP is reduced considerably. We have designed the tour uniformity our absorption at first on the cut of reproduction withhold, productive regular and sport prestige utilization and PDP and it archaic profitably demonstrated that by applying our proposed algorithm.

### VI. REFERENCES

[1] Johnson, M., & Roy, K. (1997). "Sub threshold Leakage Control by Multiple Channel Length CMOS (Mc CMOS)" Electrical and Computer Engineering ECE Technical Reports Purdue Libraries.

http://docs.lib.purdue.edu/cgi/viewcontent.cgi?article=1079&context=ecetr. Accessed 18 Apr 2010.

[2] Jagadguru, S. S., Bharati, K., & Tirthaji, M. (2001). Vedic Mathematics. Delhi: Motilal Banarsidass Publishers Pvt Ltd.

[3] Mehta, P., & Gwalior, D. (2009). Conventional alternative Vedic math approach for housewares performance of a multiplier. IEEE International Conference on advances in Computing, Control and Telecommunication Technologies. doi:10.1109/ACT.2009.162.

[4] Pang, K. F. (1990). Computer Design: "Architectures for pipelined Wallace tree multiplier-accumulators" VLSI in Computers and Processors, ICCD. Proceedings, IEEE International Conference. doi:10.1109/ICCD.1990.130217.

[5] Saha Prabir, K., Banerjee, A., & Dandapat, A. (2009). High boost low strength intricate multiplier produces adopting parallel adder and subtractors. International Journal of Electronic and Electrical Engineering (ITJEE), 07(11), 38–46.

[6] Sung, G-N, Juan, C-Y., & Wang, C-C. "A 32-Bit Carry Lookahead Adder Design Using Complementary All-N-Transistor Logic" Electronics, Circuits and Systems, 2008. ICECS2008. 15th IEEE International Conference. doi: 10.1109/ICECS.2008.4674951.

[7] Taur, Y., Buchanan, D. A., Chen, W., Frank, D.J., Ismail, K.E., & Lo, S-H., et alii. (1997). "CMOS Scaling into the Nanometer Regime". Proceedings of the IEEE, 85(4), 486–504.

### AUTHOR'S PROFILE



**JINKA NAGABHUSHANAM**, Received his B. Tech degree from Global College of Engineering & Technology (Affiliated to JNTU Ananthapur) Department of ECE. He is studying M.Tech VLSI System Design (ECE) Student in Srinivasa Institute of Technology and Science, Ukkayapalli (Vi), Kadapa dist, Affiliated to JNTU Ananthapur A.P, India.



**Mr N. NAGA MALLIKARJUN**, Is currently working as an associate professor in ECE Department, Srinivasa Institute of Technology and Science, Ukkayapalli, Kadapa, A.P. He received his M.Tech from Jawaharlal Nehru Technological University Hyderabad, In the Year 2013. Hyderabad, Telangana State.