Maddi Meghana * et al.
(IJITR) INTERNATIONAL JOURNAL OF INNOVATIVE TECHNOLOGY AND RESEARCH
Volume No.5, Issue No.4, June – July 2017, 6841-6843.

An Hyperbolic Imaginary Operations Which Saves Complexity

MADDI MEGHANA
M.Tech Student, Department of ECE, Avanthi Institute of Engineering & Technology, Hyderabad, T.S, India.

K SIVA KRISHNA
Assistant Professor, Department of ECE, Avanthi Institute of Engineering & Technology, Hyderabad, T.S, India.

Abstract: **The Three-D structures for example hyperboloids, paraboloids, and ellipsoids require CORDIC to become operated both in circular and hyperbolic trajectories. The hardware implementation of those applications requires several CORDIC processor operating in various modes and various trajectories. A reconfigurable CORDIC may be used for various applications in communication systems, signal processing, 3-D graphics, robotics aside from general scientific calculations, and waveform generations. The reconfigurable CORDIC architectures are created in Verilog and synthesized while using Xilinx ISE and Synopsis Design Compiler using UMC 180-nm CMOS library, for that FPGA and ASIC implementations, correspondingly. Much like reconfigurable rotation-mode CORDIC, for growing shift-indices, the implementation of RCCUs is simplified for reconfigurable vectoring-mode CORDIC too. These codes, oftentimes, don't require additional parity check bits as well as in the remainder require just one or two additional bits. The decoding complexity increases but is likely to be implemented with limited effect on the memory speed. These codes are helpful for applications where the error rates are low, however, once the error rates are large, codes that may correct errors on multiple independent bits are essential. The input coordinates [x_ in, y_ in] are first preprocessed to acquire coordinates [xin, yin] and octant mapping signals. Because of the insufficient symmetry in hyperbolic functions, the RoC can't be extended towards the entire coordinate space.**

Keywords: **Synthesized; Synopsis Design Compiler; Circular Trigonometry; Coordinate Rotation Digital Computer (CORDIC); Hyperbolic Trigonometry; Reconfigurable CORDIC;**

I. INTRODUCTION

The rotation-mode CORDIC determines the coordinates associated with a given vector after rotation via a given position, whilst in the vectoring-mode it computes the magnitude and phase from the vector. The unified formula for straight line and hyperbolic CORDICs is definitely an extension from the fundamental CORDIC formula for circular trajectory. It is dependent on the generalized principle suggested [1]. A fundamental the perception of reconfigurable CORDIC according to unified CORDIC formula was suggested. The main anxiety about the style of conventional reconfigurable architecture may be the incompatibility in RoC of circular and hyperbolic trajectories. Within this brief, the very first time an organized design way of reconfigurable CORDIC is suggested to allow a CORDIC function in various modes and various trajectories of operations. The suggested reconfigurable CORDIC architectures may be used in a number of applications, for example synchronizers, waveform generators, low-cost scientific calculators, and so forth. The reconfigurable CORDIC are capable of doing the computation of numerous trigonometric and exponential functions, logarithms, square-root, and so forth of circular and hyperbolic CORDIC using either rotation-mode or vectoring-mode CORDIC in a single circuit. You can use it in digital synchronizers, graphics processors, scientific calculators, and so forth. However, this range could be extended towards the entire coordinate space using octant wave symmetry of sine and cosine functions for circular trajectory [2]. Once a mistake is detected, a correction procedure is initiated to revive the right value within the affected CAM entry utilizing an exterior copy of their contents. Within the type of ABFT, the suggested plan enables a synergetic reuse of existing CBFs for error recognition and correction. The plan assumes the aspects of the set are kept in a memory protected having a per word parity bit and also the CBF can be used to apply the correction of single bit errors. It provides substantial saving of area complexity within the conventional the perception of reconfigurable applications.



Fig.1.Proposed design

II. SYSTEM DESIGN

The suggested the perception of reconfigurable rotation-mode CORDIC includes three parts: 1) preprocessing unit 2) reconfigurable CORDIC rotation unit and three) post processing unit. This brief is definitely the key concept, design strategy,

and implementation of reconfigurable coordinate rotation digital computer (CORDIC) architectures that may be configured to function because of circular or hyperbolic trajectories in rotation in addition to vectoring-modes. It may, therefore, be employed to perform all of the functions of both circular and hyperbolic CORDIC. Consequently, we've different scale-factors for that circular and hyperbolic trajectories [3]. The unified CORDIC formula supports a variety of convergence (RoC). To create a reconfigurable CORDIC architecture with minimum reconfiguration overhead, we need to maximize the discussing of common hardware circuit in various configurations. Look around the chance of reconfigurable CORDIC, we examine, here, the commonalities in three primary problems with CORDIC implementation, namely: 1) the coordinate-rotation matrix 2) choice of elementary angles and three) direction of micro rotations. Furthermore, the algorithms focus only on circular rotation-mode, which can't be directly extended to hyperbolic CORDIC, because the second order of approximation of Taylor series expansion of hyperbolic functions produces a really low RoC. It ought to be noted the same idea could be partially put on other triple ECCs whether or not the quantity of parity check and knowledge bits isn't the same. In greater detail, when there are other data bits, the very first data bits may also be interleaved with parity bits and decoded using the suggested plan, while for that rest, a conventional SEC-DAEC decoding may be used. The generalized reconfigurable CORDIC can operate in both vectoring-mode or perhaps in rotation-way of both circular and hyperbolic trajectories. The consumer can choose the trajectory of operation utilizing a single bit signal T (T = 1 for circular and T = for hyperbolic). In vectoring-mode, the phase and magnitude associated with a given vector are computed by aligning the vector along x-axis. The coordinate rotation digital computer (CORDIC) formula involves an easy shift-add iterative procedure to do several computing tasks by operating either in rotation-mode or vectoring-mode following anyone among straight line, hyperbolic, and circular trajectories. A reconfigurable CORDIC, which could be employed in rotation and vectoring-modes, for circular and hyperbolic trajectories can replace multiple CORDIC processors, and could be highly helpful for such applications [4]. A reconfigurable CORDIC may be used for various applications in communication systems, signal processing, 3-D graphics, robotics aside from general scientific calculations, and waveform generations. This is done by performing micro rotations within the direction, which drives the y-coordinate to zero. The shift-index si is bound in each and every RCCU, and therefore the shifters are hardwired and don't involve high complexity barrel-shifters. The concept would be that the most typical error patterns are decoded in parallel and also the rest serially. Particularly, double and single-adjacent errors are remedied in one clock cycle. Which means that probably the most memory accesses could be completed in one clock cycle, and only a tiny proportion from the words by mistake needs a full serial decoding. The implementation of RCCUs varies based on the fundamental-shift si . The prior discussion shows how parallel decoding could be efficiently implemented [5]. Actually, the suggested parallel decoder is going to be simpler than an SEC decoder. With slight modifications, the pipeline could be extended for fundamental-shift 3. The sign-little bit of the y-coordinate over successive iterations determines the position of rotation ?. For vectoring-mode, the utmost position of rotation that may be computed is based on the number [, p/4]. However, this range could be extended towards the entire coordinate space using octant wave symmetry of sine and cosine functions for circular trajectory. Once a mistake is detected, a correction procedure is initiated to revive the right value within the affected CAM entry utilizing an exterior copy of their contents. In the two cases, the BFs are added clearly and just to identify and/or correct errors and aren't contained in the initial design. Exactly the same pertains to Biff codes where the extended BFs are just employed for error correction. That's in individuals cases, the BF is away from the original system which is clearly put into safeguard against errors [6]. In almost any situation, since overflows are detected once occurring, this second process could be disabled. The configuration considered within this brief is a memory protected having a per word parity bit that it's shown the CBF may be used to achieve single bit error correction.



Fig.2.Framework

III. CONCLUSION

A reconfigurable CORDIC, which could be employed in rotation and vectoring-modes, for circular and hyperbolic trajectories can replace multiple CORDIC processors, and could be highly helpful for such applications. A reconfigurable CORDIC may be used for various applications in communication systems, signal processing, 3-D graphics, robotics aside from general scientific calculations, and waveform generations. The RoC for the trajectories works with and reaches the

whole coordinate space. The look for rotation-mode CORDIC with slight modification could be extended to aid vectoring-mode. We compare, here, the region and time complexities from the suggested reconfigurable architectures using the reference design. The post processing unit is needed just for circular trajectory to swap/complement the sine/cosine values with respect to the octant from the rotation position. The synthesis ended two times, one with maximum effort to lessen area and the other with maximum effort to lessen delay. The first shows the advantages in area when delay isn't an issue, and also the second shows the utmost speed that may be achieved through the decoder. The consumer can control the trajectory from the reconfigurable CORDIC by altering single-bit signal T . It may be observed the results don't rely on m. This is often described for values of m much bigger than a single, as individuals generally utilized in practical applications, the CBF is near to the asymptotic behavior in every case.

IV. REFERENCES

[1] C.-S. Wu, A.-Y. Wu, and C.-H. Lin, "A high-performance/low-latency vector rotational CORDIC architecture based on extended elementary angle set and trellis-based searching schemes," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 9, pp. 589–601, Sep. 2003.

[2] B. Gisuthan and T. Srikanthan, "Flat CORDIC: A unified architecture for high-speed generation of trigonometric and hyperbolic functions," in Proc. 43rd IEEE Midwest Symp. Circuits Syst., Lansing, MI, USA, Aug. 2000, pp. 1414–1417.

[3] K. Maharatna, S. Banerjee, E. Grass, M. Krstic, and A. Troya, "Modified virtually scaling-free adaptive CORDIC rotator algorithm and archi-tecture," IEEE Trans. Circuits Syst. Video Technol., vol. 15, no. 11, pp. 1463–1474, Nov. 2005.

[4] S. Aggarwal, P. K. Meher, and K. Khare, "Scale-free hyperbolic CORDIC processor and its application to waveform generation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 2, pp. 314–326, Feb. 2013.

[5] L. Vachhani, K. Sridharan, and P. K. Meher, "Efficient CORDIC algorithms and architectures for low area and high throughput imple-mentation," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 1, 61–65, Jan. 2009.

[6] P. K. Meher, J. Valls, T.-B. Juang, K. Sridharan, and K. Maharatna, "50 years of CORDIC: Algorithms, architectures, and applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 9, pp. 1893–1907, Sep. 2009.

