

Mohammad Iliyas* et al. (IJITR) INTERNATIONAL JOURNAL OF INNOVATIVE TECHNOLOGY AND RESEARCH Volume No.5, Issue No.1, December – January 2017, 5447-5451.

Low Power Test Data Compression And Power Minimization Methods For Digital VLSI Circuits

Mr. MOHAMMAD ILIYAS

Assistant Professor in ECE Dept and Research Scholar, Nawab Shah Alam Khan College of Engineering and , Technology, Hyderabad, India.

Dr. ANIL KUMAR SHARMA Professor in ECE Dept SunRise University, Alwar, Rajasthan, India. Mrs. FARHA ANJUM

Assistant Professor in ECE Dept and Research Scholar, Nagole Institute of Technology and Science, Hyderabad, India.

Dr. R. MURALI PRASAD Professor in ECE Dept, Vardhaman College of

Engineering, Hyderabad, India

Abstract: The measure of data required to test ICs are expanding quickly with the improvements of innovation. Likewise, outline of low-power superior compact registering gadgets has turned into a noteworthy target for the outline engineers. Notwithstanding, diminishment of power scattering is a basic parameter for configuration engineers, as well as for DFT builds as the framework devour considerably more power amid test than amid ordinary operation. In this way, low-power test data pressure for digital VLSI frameworks has turned into a noteworthy sympathy toward specialists and researchers of these ranges as of late. Because of the expansion in the test data volume and high test power, this range has dependably been effectively looked into on and various test data pressure and power decrease methods are presented. This part audits the significant test data pressure and power minimization systems proposed in the writing.

Keywords: DFT; LFSR; BAST; SOC;

I. TEST DATA COMPRESSION

Test data pressure methods can be extensively arranged into direct decompression based pressure and code-based pressure methods. Decrease of test data volume utilizing test compaction was portrayed. Test compaction methods decreases likewise the test application time, be that as it may, the compacted test sets restrict the location of numerous non-modeled physical deformities.

II. LINEAR COMPRESSION METHODS

Direct pressure plans are extremely proficient in misusing unspecified bits in the test 3D shapes to accomplish substantial measure of pressure. A few procedures were proposed in view of LFSR (Linear - Feedback Shift Register) reseeding to decrease the test data volume. The LFSR reseeding methods make utilization of the numerous unspecified bits in deterministic test designs. The essential thought of LFSR reseeding procedures is to register an arrangement of seeds for LFSR that can be utilized to get the deterministic test solid shapes. A seed for each deterministic test block can be registered by unraveling set of straight conditions in light of input polynomial of LFSR. These seed qualities are ventured into genuine test vector in the sweep chains with LFSR.

In a pressure plan which consolidates straight decompress or with a non-direct decoder to give abnormal state of pressure for test data. A procedure for concurrent decrease of both test data volume and test power named direct decompress or based test pressure was introduced. This plan partitions the test solid shapes into two pieces, test 3D shape with low switches and high flips which encourages the output chain with novel DFT design to diminish the sweep in moves.

In a period multiplexing based test data pressure, where the packed seeds are passed to each implanted center by sharing the data channels. An reconfigured output design called check timberland was proposed to decrease test data volume and test application cost displayed another output based BIST design, called BIST-Aided Scan Test (BAST) to pack the test data. This design was shaped to play out the following four operations: the rearrange and-move operation, runlength pressure, filter address dividing, and LFSR pre-moving. Improved covering rationale utilized as a part of this design decreases the test data volume which contains X-bits. There is another output design called virtual chain segment (VCP), which is helpful for installed centers to diminish the test application time, test data volume and test power. This plan decides the greatest diminishment in test cycles realistic with the engineering and selects the most reasonable setup for every circuit.

A few different strategies, for example, inserted deterministic test (EDT), smart BIST and reconfigurable interconnection arrange (RIN) were additionally proposed to lessen the test data volume. Numerous business instruments receives LFSR reseeding based test data pressure and combinational direct extension systems which incorporates Test Compress from Mentor Graphics, DBIST from Synopsys, Smart BIST from IBM/Cadence and ELT-Comp from Logic



Vision. Be that as it may, these plans require substantial territory overhead. Furthermore, every one of these strategies are not appropriate to test the inserted centers since auxiliary data of the circuits are required for test era and blame recreation.

III. MULTI-STAGE COMPRESSION

Because of utilization of heterogeneous parts in the SOC, single pressure procedure may not be appropriate to handle them. In this way, many creators gave their consideration regarding multiarrange test data pressure methods to improve the pressure proportion. A blended level pressure method, called RL-Huffman to diminish the test data volume, filter power and test application time. The initial step utilizes Run-length (RL) coding; the fundamental thought in utilizing RL is to minimize the move. The second step utilizes Huffman coding to upgrade the pressure. They have proposed a modest decoder circuit, yet the disadvantage of the decoder is that the reliance of the decoder on the test data. Another multiorganize systems with blending of run-length encoding and Huffman coding strategies to decrease the test data volume, test power and test application time as portrayed in. The multifaceted nature of decoder with bigger piece sizes of Huffman code makes it unacceptable for on-chip decompression. A strategy which encodes the test data by utilizing multilevel Huffman coding and it needn't bother with any basic data of the CUT. In this, the obscure values in the test sets are supplanted by the pseudo-arbitrary data created by a straight criticism move enlist (LFSR). They utilized settled info Huffman coding, henceforth when the images are all the more, in the end there will be a diminishing in the pressure proportion. To maintain a strategic distance from this they utilized particular Huffman coding, again in which another codeword is included front of each un encoded images. The LFSR and group squares utilized as a part of the decoder prompt to build the range overhead. The pressure system portrayed in utilized multilevel Huffman coding with various output tie to enhance the pressure proportion.

A multilevel pressure method where the test data is compacted utilizing Huffman coding/inserted deterministic test system and the packed test set is further compacted utilizing the LZ77 strategy. A few crossover test data pressure/decompression plans were displayed in strategy to pack/decompress the test data utilizing recurrent decompressors and run-length coding was portrayed and displayed as a multi-code pressure (MCC) and decompressor strategy to decrease the volume of test data and the test application time. The majority of the test data pressure systems don't address the test power lessening in output out stage.

IV. LOW POWER TEST PATTERN GENERATION REVIEW

TPG strategies like thorough, pseudo-irregular and blame recreation procedures are utilized as a part of the test vector era handle. TPG is the procedure of creating the test vectors required to animate a circuit at the essential data sources so that impact of the considered blame (the blame impact) is spread to the essential yields. A contrast between the blame free and flawed circuit can then be recognized. It is regular to infer an insignificant arrangement of test vectors as it will decrease the general test set estimate and henceforth test time. In SOC, originators can determine the test speed, blame scope, symptomatic choices and test length for testing any irregular rationale square. Power dispersal amid the testing is one of most imperative issue By and large; a framework or SOC square expends more power in a test mode than the typical mode. It is watched that the power scattering amid test mode is 200% more than in ordinary mode The test effectiveness has been appeared by to have a high relationship with the flip rate. The quantity of exchanging exercises is more in the test mode than typical mode at all the hubs in the circuits/framework.

The DFT circuits like BIST is inserted in a framework to diminish the test intricacy what's more, cost In SOC, to diminish the test time, the parallel testing is much of the time utilized, which for the most part results in unreasonable vitality and power dissemination. The progressive utilitarian information vectors connected to a given circuit in typical mode have a huge relationship, while the connection between's back to back test designs is low. This causes vast exchanging action in the circuit amid test than its typical operation. Power scattering in CMOS circuits is corresponding to exchanging movement. The unreasonable exchanging movement amid test is dependable or cost, unwavering quality, execution check, power scattering and innovation related issues, subsequently, it is vital to advance power amid testing. proposed a domain to address testability investigation and TPG on VHDL depictions at the RT-level. The proposed approach, in view of an appropriate blame model and an ATPG calculation, was tentatively appeared to give a decent gauge of the last door level blame scope, and to give test designs with amazing blame scope properties. The approach, being founded on a unique representation, was especially suited for vast circuits, where entryway level ATPGs is regularly wasteful. An ATPG procedure that decreases power dispersal amid the testing of successive circuits. The proposed approach misused some repetition presented amid the TPG stage and chose a subset of arrangements capable to decrease the expended power, without



diminishing the blame scope. The test comes about accumulated on the ISCAS benchmark circuits demonstrate that normal power consumption is diminished by 70% as for the first test design, which additionally diminished the warmth dispersal issue. Likewise a new low power test data pressure conspires in light of LFSR reseeding. A disadvantage of pressure plans in view of LFSR reseeding was that the unspecified bits were loaded with arbitrary qualities, which brings about an expansive number of moves amid sweep in, in this way creating high-power dissemination. To defeat this issue another encoding plan was exhibited that could be utilized as a part of conjunction with any LFSR-reseeding plan to altogether lessen test power and significantly encourage decrease test stockpiling. The proposed encoding plan acted as the second phase of pressure after LFSR reseeding. It achieved two objectives: in the first place, it diminished the quantity of moves in the sweep chains by filling the unspecified bits in an alternate way; second, it decreased the quantity of indicated bits that need to be created by means of LFSR.Test comes about showed that the proposed strategy fundamentally lessened test power and by and large gives more noteworthy test-data pressure than LFSR reseeding alone is an improvement calculation for low power plan philosophies, which could investigate the exchange off between low power and high testability. The calculation depended on a recently proposed power estimation work, and on a gauge of the normal test length of a pseudo-arbitrary test session. The calculation was tentatively demonstrated the power what's more, region advancement for testability change. In a low move TPG, called LT-LFSR, to diminish normal and pinnacle power of a circuit amid test by diminishing the moves inside arbitrary test design and between sequential examples. At the end of the day, moves were decreased in two measurements, i.e. between back to back examples (nourished to a combinational circuit) and sequential bits (sent to a sweep chain). LT-LFSR was free of circuit under test and adaptable to be utilized for both BIST and output based BIST models.

The exploratory results for ISCAS'85 and ISCAS'89 benchmarks, affirmed up to 77% and 49% decrease in normal and pinnacle power, separately. In a new strategy to enhance check at the VHDL level of digital circuits by method for an extraordinarily outlined blame infusion piece. The infusion procedure allowed fuse of both transient and lasting issues to shifting levels of VHDL chain of importance, and aided in checking the execution of a testable framework. A novel output cell engineering that decreases both power consumption and aggregate vitality utilizing data pressure systems. A technique for rationale amalgamation for low power plan for two examples test succession. The power consumption is minimized by changing the structure of LFSR. Results were advocated with a few cases. A multistage strategy to diminish the Data Transitions (DTs) in both the LFSR and the circuit under test. Nonetheless, its multi-stage clock generator was actualized by a traditional Johnson counter with an unpredictable control rationale, which required significant zone overhead and huge power dissemination. A low-power multiphase clock generator was created and a half and half plan is proposed to diminish the power. The power model depended on the Weighted Transition Count (WTC).

The inner entryways of a lock devoured two (2) moves per cycle when the data changed. The clock and data input capacitances of a hook were accepted the same as that of a general door. A twofold lock FF in this way expended five (5) moves including the interconnection between locks when the data changed. A novel TPG in view of Read Only Memory (ROM) which store in a manner that the test vectors require least range over the ordinary ROM. This decreases the number of CMOS transistors essentially when contrasted with that of LFSR/Counter TPG. The memory areas are chosen with the assistance of Gray counter. The proposed TPG is more appropriate for deterministic example testing and the blame scope is progressed over the LFSR. The TPG is planned and actualized for benchmark circuits ISCAS'85 and ISCAS'89. A low power effective BIST. In their work, moves are decreased by expanding the connection between's the progressive bits in the test design, which is finished with the assistance of altered LFSR. The recreation result appears that the power scattering is lessened with altered LFSR. A novel TPG diminished power dispersal without influencing the blame scope, which is more appropriate for BIST structures. In this approach, the examples created by a counter and a Gray code generator are XOR-ed with the seed produced by the low power LFSR. The outcome indicates critical testing power decrease with the proposed strategy.

To test the VLSI Modules, LFSR is an essential piece of BIST to produce the examples for the testing. Numerous specialists have dealt with the low power strategies for LFSRs furthermore, counters. In these papers, proposed systems of TPG are tested on the benchmark circuits and the power dispersal has been computed amid testing mode. In this proposition, different LFSR structures and counters have been investigated for the power consumption and territory. Likewise a novel MBIST engineering has been proposed, in which LFSR engineering with ideal power consumption and range has been utilized



V. CONCLUSION

Two multistage encoding plans called 9C-AFDER and 9C-RLHC were proposed to lessen the test data volume and test power. The 9C-AFDER strategy misuses the keeps running of 1s in the main stage pressure and the 9C-RLHC technique abuses the recurrence of event of indistinguishable squares. While both multistage systems upgrade the test data compressions in sweep based test applications, the 9C-RLHC gives better pressure proportion and lesser territory overhead. The test application time is additionally lessened as singlestage pressure conspires. Exploratory results guarantee that considerable diminishment in test data volume; testing time and test power can be acquired. A strategy which utilize on run-length based coding called exchanging measure up to runlength (AERL) coding to lessen the test data volume and test power consumption is displayed. Another pressure calculation supplanting excess equivalent run-length with shorter codeword and the proposed X-filling strategy builds the quantity of equivalent run-lengths. We have indicated tentatively that the proposed AERL coding method diminishes the test data volume without expanding the pinnacle and normal sweep in test power. Every one of these methods can be utilized to test SoC with IP centers since they require not require the inner structures of the IPs.

VI. FUTURE SCOPE

One approach that has been utilized to test a center in seclusion and course its jolt and anticipated that reactions up would the SoC sticks in order to abstain from doing ATPG for the center at the SoC level. This spares CPU time for running ATPG, yet neglects to lessen test time for the SoC. A more powerful approach that can be connected when utilizing test pressure is to test different centers in parallel and not place them into finish disengagement from different centers. In this manner, while test pressure might be utilized within centers, it might likewise be utilized over the centers to allow the sweep boost to be sent to numerous centers in parallel and to minimize the yield from a few centers before sending it off chip. At the point when this approach is connected to various examples of a similar center, the length of the centers are designed to be in an in-test mode so they can't be impacted by the rationale bolstering their utilitarian information sources, it gets to be conceivable to test all duplicates of the same center at the same time and for the cost of testing one duplicate of that center. This plainly enhances the general test pressure adequacy when more duplicates of centers are utilized despite the fact that the pressure inside the center does not change. Testing cases of contrast centers in parallel is likewise conceivable, yet it is impractical to produce such consolidated tests by taking a gander

at the centers in seclusion. It requires having the capacity to make blended test designs that objective blames in any center effectively taking an interest in the testing. Consolidating the tests with the goal that they focus on various centers is relied upon to swell the test design measure contrasted with testing one center sort at once since the care-bits will struggle and require more examples to get all deficiencies secured.

VII. REFERENCES

- Wang, L. T., C. W. Wu, and X. Wen (2006). VLSI Test Principles and Architectures: Design for Testability. Wang,W., J. Kuang, and Z. You (2012). Accomplishing low catch and move power in straight decompressor-based test pressure environment. Microelectronics Journal 43(2), 134–140.
- [2]. Lingappan, L., S. Ravi, A. Raghunathan, N. Jha, and S. Chakradhar (2006). Test-volume decrease in frameworks on-a-chip using heterogeneous and multilevel pressure strategies. IEEE Trans. Comput.- Aided Design Integrated Circuits Syst. 25(10), 2193–2205
- [3]. Tehranipoor, M., M. Nourani, and K. Chakrabarty (2005). Nine-coded pressure strategy for testing installed centers in socs. IEEE Trans. Large Scale Integr, (VLSI)Syst. 13(6), 719–730.
- [4]. Ravi, S. (2007). Power-mindful test: Challenges and arrangements. In Proceedings of International Test Conference, pp. Address 2.2.
- [5]. Wen, X. (2011). Vlsi testing and test power. In Green Computing Conference and Workshops (IGCC), 2011 International, pp. 1–6.
- [6]. Zhan, W. also, A. El-Maleh (2012). Another plan of test data pressure in light of equivalent run-length coding (erlc). Combination, the VLSI Journal 45(1), 91– 98.



AUTHOR's PROFILE



Mohammad Iliyas received M.Tech. in VLSI SD from JNTUH, and having more than 09 years of experience in both teaching and industry, currently pursuing Ph.D. at SRU and

working as an Asst. Professor at NSAKCET, Hyderabad, India.



Mrs. Farha Anjum received M.Tech in VLSI SD from JNTUH and having more than 8 years of experience in both teaching and industry, currently pursuing Ph.D. at SRU and

working as an Asst. Professor at Nagole Institute of Technology and Science, Hyderabad, India.



Dr. Anil Kumar Sharma received his Ph.D in 2011 and having more than 30 years of experience in teaching and industry. Currently he is working as Professor in ECE department at

SRU, Alwar, Rajasthan.



Dr. R. Murali Prasad received his PhD from JNTUA, and having more than 22 years of teaching experience. Currently he is working as Professor at Vardhaman College of

Engineering, Hyderabad, India