



An Intelligent Passing Using Similarity- Logic Oriented Model

VISHNU PRASANNA KUDUMULA

M.Tech Student, Dept of ECE
SKR College of Engineering & Technology
Nellore, Andhra Pradesh, India

Y MAHESH

Assistant Professor, Dept of ECE
SKR College of Engineering & Technology
Nellore, Andhra Pradesh, India

Abstract: This paper not just develops a completely reused VLSI architecture, but additionally exhibits a competent performance in contrast to the present works. The DSRC standards generally adopt FM0 and Manchester codes to achieve electricity-balance, improving the signal reliability. The dedicated short-range communication (DSRC) is definitely an emerging method to push the intelligent transportation system into our daily existence. Nonetheless, the coding-diversity between your FM0 and Manchester codes seriously limits the possibility to create a completely reused VLSI architecture for. Within this paper, the similarity-oriented logic simplification (SOLS) strategy is suggested to beat this limitation. The machine architecture of DSRC transceiver is proven, top of the and bottom parts are dedicated for transmission and receiving, correspondingly. The SOLS technique increases the hardware utilization rate for FM0 and Manchester encodings. The utmost operation frequency is 2 GHz and 900 MHz for Manchester and FM0 encodings, correspondingly.

Keywords: Dedicated Short-Range Communication (DSRC); FM0; Manchester; VLSI;

I. INTRODUCTION

The DSRC could be briefly classified into two groups: automobile-to-automobile and automobile-to-roadside. In automobile-to-automobile, the DSRC enables the messages ending and broadcasting among automobiles for issues of safety and public information announcement. The security issues include blind-place, intersection warning, interacts distance, and collision-alarm. With ETC, the toll collecting is electrically accomplished using the contactless IC-card platform. Furthermore, the ETC could be extended towards the payment for parking-service, and gas-refueling. Thus, the DSRC system plays a huge role in modern automobile industry. The machine architecture of DSRC transceiver is proven, top of the and bottom parts are dedicated for transmission and receiving, correspondingly [1]. This transceiver is classed into three fundamental modules: micro-processor, baseband processing, and RF front-finish. The micro-processor interprets instructions from media access control to schedule the duties of baseband processing and RF front-finish. The baseband processing accounts for modulation, error correction, clock synchronization, and encoding. The RF frontend transmits and has got the wireless signal with the antenna. The DSRC standards have been in existence by a number of organizations in numerous countries. The transmitted signal includes arbitrary binary sequence that is hard to obtain electricity-balance. The needs of FM0 and Manchester codes can offer the transmitted signal with electricity-balance. Both FM0 and Manchester codes are broadly adopted in encoding for downlink. The VLSI architectures of FM0 and Manchester encoders are reviewed. The modulation methods incorporate amplitude shift keying, phase

shift keying, and orthogonal frequency division multiplexing. This hardware architecture is carried out in the finite condition machine (FSM) of Manchester code, and it is recognized into field-programmable gate array (FPGA) prototyping system [2]. The utmost operation frequency of the design is all about 256 MHz. The same design methodology is further put on individually construct FM0 and Miller encoders furthermore UHF RFID Tag emulator. This paper proposes a VLSI architecture design using similarity-oriented logic simplification (SOLS) technique. The SOLS includes two core methods: area-compact retiming and balance logic-operation discussing. The region-compact retiming relocates the hardware resource to lessen 22 transistors. The total amount logic-operation discussing efficiently combines FM0 and Manchester encodings using the fully reused hardware architecture. With SOL's technique, this paper constructs a completely reused VLSI architecture of Manchester and FM0 encodings for DSRC applications. The experiment results demonstrate that this design achieves a competent performance in contrast to sophisticated works.

II. PROPOSED SYSTEM

The coding principle of FM0 shows up because the following three rules. 1) If X may be the logic-0, the FM0 code must exhibit a transition from a and B. 2) If X may be the logic-1, no transition is permitted from a and B. 3) The transition is allotted among each FM0 code regardless of what the X is. The Manchester encoding is recognized having a XOR operation for CLK and X. The time has a transition within one cycle, and thus will the Manchester code regardless of what the X is. To create an analysis on hardware usage of FM0 and

Manchester encoders, the hardware architectures of both of them are conducted first. However, the conduction of hardware architecture for FM0 isn't as simple as those of Manchester [3]. How to develop the hardware architecture of FM0 encoding should begin with the FSM of FM0 first. A condition code is individually allotted to each condition, and every condition code includes a and B, The FSM of FM0 may also conduct the transition table of every condition. The hardware architectures of FM0 and Manchester encoders are, the top end may be the hardware architecture of FM0 encoder, and also the bottom level may be the hardware architecture of Manchester encoder. the Manchester encoder is simply by a XOR operation for X and CLK. Nonetheless, the FM0 encoding depends not just around the X but additionally around the previous-condition from the FM0 code. The resolution of which coding is adopted depends upon the Mode choice of the MUX-2, in which the Mode = 0 is perfect for FM0 code, and also the Mode = 1 is perfect for Manchester code. To judge the hardware utilization, the hardware utilization rate (HUR). The active components mean the constituents that actually work for FM0 or Manchester encoding. The entire components are the amount of components within the entire hardware architecture regardless of what encoding technique is adopted. The transistor count from the hardware architecture without SOL's strategy is 98, where 86 transistors are suitable for FM0 encoding and 26 transistors are suitable for Manchester coding. Typically, only 56 transistors could be reused, which is in line with its HUR. The coding-diversity between your FM0 and Manchester codes seriously limits the possibility to create a completely reused VLSI architecture.

III. IMPLEMENTATION

The objective of SOL's strategy is to create a completely reused VLSI architecture for FM0 and Manchester encodings. The SOLS strategy is classified into a double edged sword: area-compact retiming and balance logic-operation discussing. Each part is individually referred to as follows. Finally, the performance look at the SOLS strategy is given [4]. For FM0, the condition code of every condition is stored into DFFA and DFFB. Imagine that the logic aspects of FM0 encoder are recognized using the logic-group of static CMOS, and also the total transistor count is proven, the transistor count from the FM0 encoding architecture without area-compact retiming is 72, which with area-compact retiming are 50. The region-compact retiming technique reduces 22 transistors. The FM0 and Manchester logics possess a common reason for the multiplexer like logic with picking a CLK. Nonetheless, this architecture exhibits a drawback the XOR is just dedicated for FM0 encoding, and isn't distributed to

Manchester encoding. Therefore, the HUR of the architecture is unquestionably limited. This architecture shares the XOR for B(t) and X, and therefore boosts the HUR. The CLR may be the obvious signal to reset the information of DFFB to logic-. The DFFB could be set to zero by activating CLR for Manchester encoding. The adoption of FM0 or Manchester code depends upon Mode and CLR. Additionally, the CLR further has somebody else purpose of a hardware initialization. When the CLR is just derived by inverting Mode without assigning a person CLR control signal, this can lead to a conflict between your coding mode selection and also the hardware initialization. To avert this conflict, both Mode and CLR are assumed to become individually allotted for this design from the system controller. The logic functions of SOL's technique could be recognized by various logic families [5]. Each logic family optimizes a number of electrical performance, for example area, power, or speed, from circuit topology perspective rather of architecture perspective. The suggested SOLS strategy is developed from architecture perspective to attain 100% HUR. This paper can also be implemented with FPGA not just to have an objective comparison but in addition for the running prototyping.




Fig.1.Power profiling

IV. CONCLUSION

Within this paper, the fully reused VLSI architecture using SOL's way of both FM0 and Manchester encodings is suggested. The SOLS technique eliminates the limitation on hardware utilization by two core techniques: area-compact retiming and balance logic-operation discussing. The coding-diversity between FM0 and Manchester encodings causes the limitation on hardware usage of VLSI architecture design. The machine architecture of DSRC transceiver is proven, top of the and bottom parts are dedicated for transmission and receiving, correspondingly. A limitation analysis on hardware usage of FM0 and Manchester encodings is discussed at length. The region-compact retiming relocates the hardware resource to lessen 22 transistors. The encoding capacity of the paper can fully offer the DSRC standards of the usa, Europe, and Japan. This paper not just develops a completely reused VLSI architecture, but additionally exhibits an aggressive

performance in contrast to the present works. The total amount logic-operation discussing efficiently combines FM0 and Manchester encodings using the identical logic components. This paper is recognized in TSMC .18- μm 1P6MCMOS technology by having an outstanding device-efficiency. The utmost operation frequency is 2 GHz and 900 MHz for Manchester and FM0 encodings, correspondingly.

V. REFERENCES

- [1] M. A. Khan, M. Sharma, and P. R. Brahmanandha, "FSM based Manchester encoder for UHF RFID tag emulator," in Proc. Int. Conf. Comput., Commun. Netw., Dec. 2008, pp. 1–6.
- [2] H. Zhou and A. Aziz, "Buffer minimization in pass transistor logic," IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., vol. 20, no. 5, pp. 693–697, May 2001.
- [3] P. Benabes, A. Gauthier, and J. Oksman, "A Manchester code generator running at 1 GHz," in Proc. IEEE, Int. Conf. Electron., Circuits Syst., vol. 3. Dec. 2003, pp. 1156–1159.
- [4] F. Ahmed-Zaid, F. Bai, S. Bai, C. Basnayake, B. Bellur, S. Brovold, et al., "Vehicle safety communications—Applications (VSC-A) final report," U.S. Dept. Trans., Nat. Highway Traffic Safety Admin., Washington, DC, USA, Rep. DOT HS 810 591, Sep. 2011.
- [5] H. Zhou and A. Aziz, "Buffer minimization in pass transistor logic," IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., vol. 20, no. 5, pp. 693–697, May 2001.

AUTHOR'S PROFILE



Vishnu Prasanna Kudumula completed his Btech in Priyadarshini Institute Of Technology in 2014. Now pursuing Mtech in Electronics & Communication Engineering in SKR College of Engineering & Technology, Manubolu



Y Mahesh , received his M.Tech degree, currently He is working as an Assistant Professor in SKR College of Engineering & Technology, Manubolu