View metadata, citation and similar papers at core.ac.uk
brought to you by CORE
provided by International Journal of Innovative Technology and Research (IJITR)

A Complicated Circuit Design To Identify Aging Of The Devices

SHAIK NAGMA
M.Tech Student, Dept of ECE
Vidya Jyothi Institute of Engineering & Technology
Ongole, A.P, India

P.OSMAN
Associate Professor, Dept of ECE
Vidya Jyothi Institute of Engineering & Technology
Ongole, A.P, India

Abstract: **Today Field Programmable Gate Arrays (FPGAs) are broadly utilized in many applications. Complicated integrated circuit chips like FPGAs are vulnerable to various kinds of Problems because of ecological conditions or aging from the device. The speed of occurrence of permanent problems increases with emerging technologies due to elevated density and reduced feature size, and therefore there's an excuse for periodic testing of these FPGAs. Efficient testing schemes that guarantee high fault coverage while minimizing test costs and nick area overhead have grown to be essential. The Configurable Logic Blocks (CLBs) would be the primary logic sources for applying consecutive in addition to combinatorial circuits in FPGA. Built-In Self-Test (BIST) is really a design technique that enables a circuit to check itself. Here, we're applying a restart able logic BIST controller for that configurable logic blocks using the sources of FPGA itself. The look exploits the reprogram ability of the FPGA to produce the BIST logic by getting hired only during off-line testing. The process achieves the testability with no extra burden because the BIST logic disappears once the circuit is reconfigured because of its normal operation. The suggested technique implemented through VHDL, after verifying the simulation results the code is going to be synthesized on Xilinx FPGA. Models Xilinx Edition (MXE) and Xilinx ISE are going to be employed for simulation and synthesis correspondingly. Xilinx FPGA board is going to be employed for testing and illustration showing the implemented system. The Xilinx Chip scope tool will be employed to test the FPGA inside results as the logic running on FPGA. As integrated circuits are created with greater and greater amounts of circuit density, efficient testing schemes that guarantee high fault coverage while minimizing test costs and nick area overhead have grown to be essential. Because the complexity of circuits is constantly on the increase, high fault coverage of several kinds of fault models gets to be harder to achieve with traditional testing paradigms. Integrated circuits are tested using numerous structured designs for testability (DFT) techniques. They rest around the general idea of making any some condition variables directly controllable and observable.**

Keywords: **FPGA; MXE; Models; Xilinx; DFT**

I. INTRODUCTION

A BIST circuit comprises a scan monitor with hold logic along with a signature generation element. The hold logic is operable to suspend signature generation within the signature generation element at any preferred reason for the exam sequence [1]. In certain embodiments, the hold logic comprises a scan-Loadable signature hold switch-flop which enables the logic BIST controller to become restarted from the selected pattern inside a pattern range and also to go to any subsequent pattern. The BIST session could be run incrementally, testing and reporting intermediate MISR signatures. BIST Controller is really a finite condition machine, whose condition transition is controlled through the Test Mode (TM) input. Now BIST Controller sets or resets the ENABLE signal based on if the HOLD signal is low or high correspondingly. Once the ENABLE is high, LFSR generates the exam vectors. These test vectors are put on the circuit under make sure the output is given towards the MISR. MISR computes the signature. The BIST Controller sets the outputs PASS/FAIL and Completed to high. Then your registers are reset and also the Controller waits for the following TM signal. BIST Controller will look for the HOLD signal low to resume testing the circuit under test.



Fig.1.Block diagram of MISR

II. METHODOLOGY

Restart able Bits controller includes: LFSR(Straight line Feedback shift Register).MISR(Multiple Input Signature Register) Bist controller CUT(circuit under test) with and without Problems CUT selector and Multiplexor. A straight line feedback shift register (LFSR) is really a shift register whose input bit is really a straight line purpose of its previous condition [2]. Probably the most generally used straight line purpose of single bits is XOR,

 @ 2013-2016 http://www.ijitr.com All rights Reserved.

The first worth of the LFSR is known as the seed, and since the whole process of the register is deterministic, the stream of values created through the register is totally based on its current (or previous) condition. However, an LFSR having a well selected feedback function can create a sequence of bits which seems random and with a very lengthy cycle. Applying LFSRs include generating pseudo-random figures, pseudo-noise sequences, fast digital counters, and whitening sequences. MISR (Multiple input signature register) can be used to lessen test logic by utilizing multiple bit streams to produce a signature. In this manner we compressing the multiple bit stream to do signature analysis. Signature analysis uses an MISR output to compress the input stream one value. Bist controller may be the primary module within the project which controls the bist operation [3]. It's a condition machine employed for condition transition in one condition with other condition. Here, we're applying a restart able logic BIST controller for that configurable logic blocks using the sources of FPGA itself. The look exploits the reprogram ability of the FPGA to produce the BIST logic by getting hired only during off-line testing. The process achieves the testability with no extra burden because the BIST logic disappears once the circuit is reconfigured because of its normal operation. If as the BIST is within Test Mode, when HOLD signal is enabled, the ENABLE signal is reset through the BIST Controller [4]. Within this situation, the circuit dates back towards the normal mode and also the exterior signals are put on the circuit under test. Here the registers aren't reset. The BIST controller also decides the input towards the circuit under test according to if the module is within normal mode or test mode on seeing the exam Mode (Test) input. The Condition machine includes six states, (start, resettpg, resetmisr, test, hold, Bistdone). CUT selector can be used to pick a withdrawn from three cut's where the bist operation is conducted [5]. This can be a Multiplexer with a two bit selection line. The fault recognition logic is implemented about this block to look for the fault within the circuit under test.

III. SIMULATION RESULTS



Fig.2.Experimental BIST Results



Fig.3.Chipscope result

IV. CONCLUSION

Within this paper we've proven the simulation results and Chip scope recent results for a BIST controller using VHDL with the addition of Restart able Logic. Restart able BIST controller is made to monitor fault recognition activity with hold logic operable to suspend signature generation within the signature generation element at any preferred reason for the exam sequence. Signature mismatch using the reference signature implies that the circuit is faulty. Fault recognition using Restart able logic BIST is implemented for various cuts. Three replicas of same circuit can be used for applying fault recognition. One circuit is taken like a reference fault free circuit and alternatively logic is added for presenting s_@_O or s_@_l problems for just about any wire. Similarly bit switch problems are suitable for other cut for the wire. Signatures are generated for the circuits and therefore are when compared with identify the fault. Here, we're applying a restart able logic BIST controller for that configurable logic blocks using the sources of FPGA itself. The look exploits the reprogram ability of the FPGA to produce the BIST logic by getting hired only during off-line testing. The process achieves the testability with no extra burden because the BIST logic disappears once the circuit is reconfigured because of its normal operation. The suggested technique implemented through VHDL, after verifying the simulation results the code is going to be synthesized on Xilinx FPGA. Modelsim Xilinx Edition (MXE) and Xilinx ISE are going to be employed for simulation and synthesis correspondingly. Xilinx FPGA board is going to be employed for testing and illustration showing the implemented system. The BIST session could be run incrementally, testing and reporting intermediate MISR signatures. BIST Controller is really a finite condition machine, whose condition transition is controlled through the Test Mode (TM) input.

 @ 2013-2016 http://www.ijitr.com All rights Reserved.

V. REFERENCES

[1] W. K. Huang, F. J. Meyer, and F. Lombardi, "Multiple fault detection in logic resources of FPGAs," in Proc. Defect and Fault Tolerance in Very Large Scale Integration (VLSI) Systems, 1997, pp. 186-194.

[2] T. Inoue, H. Fujiwara, H. Michinishi, T.Yokohira, and T. Okamoto, "Universal test complexity offieldprogrammable gate arrays," in Proc. 4th IEEE Asian Test Symp., Nov. 1995, pp. 259-265.

[3] L.T. Wang, Cheng-Wen Wu and Xiaoqing Wen, "VLSI Test Principles & Architectures Design for testability".

[4] T. Liu, W. K. Huang, and F. Lombardi, "Testing of uncustomized segmented channel FPGAs," in Proc. ACMInt. Symp. On FPGAs, Feb. 1995, pp. 125-13I.

[5] "Testing configurable LUT-based FPGAs," IEEE Trans. VLSI Syst., vol. 6, pp. 276-283,June 1998.

 @ 2013-2016 http://www.ijitr.com All rights Reserved.