

Construction of Fault Recognition System for Memory Functions

SHAIK SAIDULU

M.Tech Student
Dept of ECE
Anurag Engineering College
Kodad, T.S, India

B.DURGA MALLESWARA REDDY

Assistant Professor
Dept of ECE
Anurag Engineering College
Kodad, T.S, India

Mr. M.BASHA

Associate Professor
Dept of ECE
Anurag Engineering College
Kodad, T.S, India

Abstract:- The Error Correction Codes turn out to be most excellent way to alleviate soft errors in memory. The benefit of majority logic decoding is that it is extremely easy to put into practice and thus it is extremely realistic and has short difficulty. Several types of embedded memory are seen in approximately each and every system chip. Error detection within a block code can moreover be put into practice by computing syndrome as well as inspection of whether the entire its bits are zero. We spotlight on using majority logic decoding circuitry itself like error detecting component consequently with no added hardware operations of read might be speed up. Novel version of majority logic decoder for getting better performance is accessible. The projected version makes use of equivalent decoding algorithm like one in plain majority logic decoder version. The introduced majority logic detector/decoder will be a well-organized design in support of fault detection as well as correction.

Keywords: Error Correction Codes, Majority logic decoder, Embedded memory, Decoding algorithm.

I. INTRODUCTION

Due to effect of expanding integration densities, there is enhancement in soft errors which indicates the requirement for superior error correction ability. One-step majority-logic improvement is a speedy and comparatively well-organized error-correcting method. Some generally used error detecting methods are Triple Modular Redundancy as well as Error Correction Codes and the most commonly used are Single Error Correction codes that can accurate one bit error in memory word [4]. The Triple Modular Redundancy triplicates the entire memory parts of system and to decide accurate data by means of a voter. This process has difficulty of huge area and difficulty transparency of three times. The Error Correction Codes turn out to be most excellent way to alleviate soft errors in memory [13]. Additional advanced Error Correction Codes were projected in support of memory applications however even Double Error Correction codes by means of a parallel functioning incur in an important power expenditure consequence [8]. Cyclic block codes have been recognized as additionally suitable between Error Correction Codes that convene needs of superior error correction ability and small decoding difficulty. Cyclic block codes contain possession of being majority logic decidable. The benefit of majority logic decoding is that it is extremely easy to put into practice and thus it is extremely realistic and has short difficulty [1]. The disadvantage of majority logic decoding is that, it desires as several cycles as numeral of bits in input signal, which is numeral of taps, in decoder and moreover similar decoding time in support of error as well as error free code words. This is an enormous impact on performance of system, depending on dimension of

code. The memory scheme revealed in fig1 exhibit that word is initially encoded and is subsequently written towards memory [11]. Subsequent to reading procedure of memory it is passed towards mainstream logic detector block which notice and spot on errors which takes place while understanding code word. This kind of decoder is put into practice in two ways in which first one is known as Type-I majority logic decoder, which decide bits required to be precise from XOR arrangement of syndrome [3]. The Type-II majority logic decoder works out information of rightness of current bit under decoding, unswervingly out of codeword bits. Both are relatively comparable, but when functioning is considered Type-II employ less area, as it does not contain a syndrome computation as an intermediary step.

II. METHODOLOGY

Memories are for the most part widespread component nowadays. Memory cells were secluded from soft errors. Several types of embedded memory, for instance ROM, DRAM and flash memory are seen in approximately each and every system chip [14]. Memory breakdown rates are rising due to impact of knowledge scaling-smaller extent, lower operating voltages and so on. The aptitude to rapidly conclude that a bit has flipped is explanation to high dependability and elevated accessibility applications [6]. An additional option is to initially notice if there are mistakes in word and merely carry out rest of decoding procedures when there are errors. This to a great extent reduces standard power expenditure as the majority words will contain no errors. Error detection within a block code can moreover be put into practice by computing syndrome as well as inspection of whether the entire its bits are zero [9]. By working

out syndrome, we can put into practice a fault detector in support of Error Correction Codes is but this moreover would append an added complex efficient component. We spotlight on using majority logic decoding circuitry itself like error detecting component consequently with no added hardware operations of read might be speed up [7]. Novel version of majority logic decoder for getting better performance is accessible. Regarding the original majority logic decoder, introduced majority logic detector/decoder was put into practice by means of codes of Euclidean geometry low-density parity check. Among these codes there is subclass of codes specifically one stage majority logic decodable. Codes of Euclidean geometry low-density parity check are based on arrangement of Euclidean geometries above a Galois field [2]. The projected version makes use of equivalent decoding algorithm like one in plain majority logic decoder version. Projected method discontinues intermediately in third cycle when there is no mistake within data read rather than decoding it in support of complete codeword size. The evidence of hypothesis that the entire error is noticed in three cycles is extremely intricate from mathematical viewpoint [15]. It is realistic to make the entire potential error combinations in support of codes by means of small words and concerned by a minute number of bit flips. When extent of code as well as number of bit flips augment, it is hard to systematically test each and every probable combination. The simulations are completed in two methods, error arrangement is methodically ensured when it is practicable and in other cases combinations are verified at random. Projected method would keep on complete decoding procedure to get rid of errors [12]. The detection procedure is administered by control unit. For differentiating initial three iterations of majority logic decoding, a counter is employed which adds up to three cycles. The mainstream logic gate is put into practice by using predictable majority logic decoding method and it is two level senses. When during memory read accession a mistake is noticed, the xor gate will accurately invert it, through inverting current bit in decoding [5]. This obviously makes available a performance development respect to conventional method which is existing majority logic decoding. The projected scheme mainly would simply obtain three cycles in support of decoding as the majority of words would be mistake free and would require performing complete decoding procedure merely for those words through errors [10].




Fig1: An overview of memory system with MLD

III. RESULTS

The projected majority logic detector/decoder has concerning 4% short power expenditure than existing majority logic decoding system, as the projected design notices a mistake in three cycles. A huge number of clock cycles are put aside and consequently substantial reduction in power is attained. Majority logic detector/decoder error detector is intended as it is autonomous of code word size as well as inference concerning area is that in support of huge values of code word size, area transparency of majority logic detector/decoder in fact decreases regarding plain majority logic decoding method specifically for huge values of code word dimension both areas are just about the equivalent. The projected scheme mainly would simply obtain three cycles in support of decoding as the majority of words would be mistake free and would require performing complete decoding procedure merely for those words through errors. The introduced majority logic detector/decoder will be a well-organized design in support of fault detection as well as correction. The upcoming research is to spotlight on application oriented functioning of majority logic detector/decoder towards memories and moreover by altering internal building of majority gate we can get hold of a more competent, as well as low area majority logic detector/decoder.

IV. CONCLUSION

Memories are for the most part widespread component nowadays. The aptitude to rapidly conclude that a bit has flipped is explanation to high dependability and elevated accessibility applications. Generally used error detecting methods are triple modular redundancy as well as error correction codes and the most commonly used are single error correction codes that can accurately correct one bit error in memory word. The Error Correction Codes turn out to be the most excellent way to alleviate soft errors in memory. The drawback of majority logic decoding is that it desires several cycles as a numeral of bits in input signal, which is a numeral of taps, in decoder and moreover similar decoding time in support of error as well as error free code words. The memory scheme exhibits that the word is initially encoded and is subsequently written towards memory. The introduced majority logic detector/decoder will be a well-organized

design in support of fault detection as well as correction. Majority logic detector/decoder error detector is intended as it is autonomous of code word size plus inference concerning area in support of huge values of code word size, area transparency of majority logic detector/decoder actually decrease regarding plain majority logic decoding method specifically for huge values of code word dimension both areas are just about the equivalent. Regarding the original majority logic decoder, introduced majority logic detector/decoder was put into practice by means of codes of Euclidean geometry low-density parity check. The projected version makes use of equivalent decoding algorithm like one in plain majority logic decoder version and discontinue intermediately in third cycle when there is no mistake within data read rather than decoding it in support of complete codeword size.

REFERENCES

- [1] "A novel fault detection and correction technique for *memory applications*", Jayarani M.A Dr.M.Jagadeeswari, 2013
- [2] M.A. Bajura et al., "Models and algorithmic limits for an ECC- based approach to hardening sub-100-nm SRAMs," IEEE Trans. Nucl. Sci., vol. 54, no. 4, pp. 935–945, Aug. 2007
- [3] Pedro Reviriego, Juan A. Maestro, and Mark F. Flanagan, "Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes," IEEE Transactions On Very Large Scale Integration (VLSI) Systems 1 (will be published).
- [4] S. Ghosh and P. D. Lincoln, "Low-density parity check codes for error correction in nanoscale memory," SRI Comput. Sci. Lab. Tech. Rep.CSL-0703, 2007.
- [5] B. Vasic and S. K. Chilappagari, "An information theoretical frame work for analysis and design of nanoscale fault-tolerant memories based on low-density parity-check codes," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 11, pp. 2438–2446, Nov. 2007
- [6] Shih-Fu Liu, Pedro Revingo, and Juan Antonio Meastro "Efficient majority fault detection with difference set codes for memory applications", IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.20, no. 1, pp. 148–156, Jan. 2012.
- [7] C. W. Slayman, "Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations," IEEE Trans. Device Mater. Reliabil., vol. 5, no. 3, pp. 397–404, Sep. 2005.
- [8] P .Ankolekar, S. Rosner, R. Isaac, and J. Bredow, "Multi-bit error correction methods for latency-constrained flash memory systems," IEEE Trans. Device Mater. Reliabil., vol. 10, no. 1, pp. 33–39, Mar.2010.
- [9] T. Kuroda, M. Takada, T. Isobe, and O. Yamada, "Transmissionscheme of high-capacity FM multiplex broadcasting system," IEEE Trans. Broadcasting, vol. 42, no. 3, pp. 245–250, Sep. 1996.
- [10] R. Naseer and J. Draper, "DEC ECC design to improve memory reliability in sub-100 nm technologies," in Proc. IEEE ICECS, 2008, pp.586–589
- [11] H. Naeimi and A. DeHon, "Fault secure encoder and decoder for NanoMemory applications," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol. 17, no. 4, pp. 473–486, Apr. 2009.
- [12] T Shibuya and K. Sakaniwa, "Construction of cyclic codes suitable for iterative decoding via generating idempotents," IEICE Trans.Fundamentals, vol. E86-A, no. 4, pp. 928–939, 2003.
- [13] S. Lin and D. J. Costello, Error Control Coding, 2nd ed Englewood Cliffs, NJ: Prentice-Hall, 2004.
- [14] R.C.Baumann, "Radiation-induced soft errors in advanced semiconductor technologies," IEEE Trans. Device Mater. Reliabil., vol. 5, no.3, pp. 301–316, Sep. 2005.
- [15] C.Tjhai, M. Tomlinson, M. Ambroze, and M. Ahmed, "Cyclotomic idempotent- based binary cyclic codes," Electron. Lett., vol. 41, no. 6, Mar. 2005.

SK.Saidulu is a under graduate in Electronics & communication in The vazir sulthan college of engineering, Khammam from Kakatiya University. Working as PG Assistant under TEQIP-II at ANURAG Engineering College.



Mr. B.Durga Malleswara Reddy is a Post graduate in VLSI&SD in Anurag Engineering College, Kodad from JNTUH University. Ratified as Assistant Professor by the JNTU-HYD. He has 5 Years of UG&PG Levels in Teaching Experience.



Mr. M.Basha is a Post graduate in Electronics & communication from JNTU Ananthapur. He has 7 Years of UG&PG Levels in Teaching Experience. Ratified as Assistant Professor by the JNTU-HYD.

