

REVIEW ARTICLE OPEN

Ultra-thin chips for high-performance flexible electronics

Shoubhik Gupta¹, William Taube Navaraj¹, Leandro Lorenzelli² and Ravinder Dahiya¹

Flexible electronics has significantly advanced over the last few years, as devices and circuits from nanoscale structures to printed thin films have started to appear. Simultaneously, the demand for high-performance electronics has also increased because flexible and compact integrated circuits are needed to obtain fully flexible electronic systems. It is challenging to obtain flexible and compact integrated circuits as the silicon based CMOS electronics, which is currently the industry standard for high-performance, is planar and the brittle nature of silicon makes bendability difficult. For this reason, the ultra-thin chips from silicon is gaining interest. This review provides an in-depth analysis of various approaches for obtaining ultra-thin chips from rigid silicon wafer. The comprehensive study presented here includes analysis of ultra-thin chips properties such as the electrical, thermal, optical and mechanical properties, stress modelling, and packaging techniques. The underpinning advances in areas such as sensing, computing, data storage, and energy have been discussed along with several emerging applications (e.g., wearable systems, m-Health, smart cities and Internet of Things etc.) they will enable. This paper is targeted to the readers working in the field of integrated circuits on thin and bendable silicon; but it can be of broad interest to everyone working in the field of flexible electronics.

npj Flexible Electronics (2018)2:8; doi:10.1038/s41528-018-0021-5

INTRODUCTION

Flexible electronics is changing the way we make and use electronics. Many existing applications such as implantable systems that require bendability to conform to the curved surface of tissues¹ are driving the progress in the field, which in turn is the enabler for numerous futuristic applications such as mHealth, wearable systems, smart cities, and Internet-of-Things (IoT). Several initiatives from governments and industry have also contributed to the progress and it is now estimated that the market for flexible electronics will reach \$300 billion by 2028,^{2,3} with growth from \$29.28 billion in 2017 to over \$63 billion in 2023⁴ for printed, flexible and organic electronics alone. The high-performance, at par with today's complementary metal oxide semiconductor (CMOS) electronics, will be critical to this growth in flexible electronics as several current and future electronics would need fast communication and computation. For example, large drive currents and fast readout is needed in application such as interactive flexible displays. Likewise, wireless communication in mHealth or IoT (where wearable sensors patches are needed for continuous measurements) will require data handling in frequency bands up to ultra-high frequencies (0.3–3 GHz).⁵ The faster communication, higher bandwidth, and efficient distributed computation with very high clock speed will make the high-performance requirement inevitable in connected objects. This high-performance requirement calls for investigations into new materials, fabrication technology, methodologies, and design techniques⁶—all of which influence the device performance. For example, the transistor switching frequency is influenced by the mobility and channel length—while mobility is a material property, the channel length depends on the technology. To demonstrate how various materials link to performance, we have compared in Table 1 some of the materials used in flexible

electronics. This comparison is in terms of carrier mobility (μ), channel length (L), transit frequency (f_T), and the I_{on}/I_{off} ratio of transistors that use these semiconducting materials as current channel. Assuming fixed FET parameters such as channel width, oxide capacitance etc. and the voltages such as terminal and threshold voltage, the dependency of transit frequency (which is a measure of transistor speed) boils down to mobility and channel length and can be written as:

$$f_T = k \frac{\mu}{L^2} \quad (1)$$

where k is the proportionality constant arising from above stated assumption. Normalizing Eq. (1) with respect to the proportionality constant, the normalized transit frequency can be written as:

$$f_{T_{norm}} = \frac{f_T}{k} = \frac{\mu}{L^2} \quad (2)$$

Thus, the $f_{T_{norm}}$ is directly proportional to the mobility and inversely to square of channel length when the devices have similar parameters other than the mobility and the channel length. Putting the μ and L values from some of the recent works in Eq. (2), the comparison in Table 1 shows that the monocrystalline silicon based devices with channel length in nanoscale regime will have high $f_{T_{norm}}$ and as a result they will outperform most of the other semiconductor materials. Interestingly, the devices from high mobility materials such as graphene, carbon nanotubes,⁷ and some the 2D materials are slower than silicon. Clearly, the channel length or device technology plays a significant role in the final performance of devices. Therefore, instead of fixating on high-mobility materials, a holistic view with inputs from both material science and engineering is important. With technological advances, the devices from high mobility materials such as graphene, and carbon nanotube etc. could eventually catch up

¹Bendable Electronics and Sensing Technologies (BEST) Group, University of Glasgow, Glasgow G12 8QQ, UK and ²Micro-Systems Technology Group, Fondazione Bruno Kessler, Trento 38123, Italy

Correspondence: Ravinder Dahiya (Ravinder.Dahiya@glasgow.ac.uk)

Received: 3 July 2017 Revised: 2 December 2017 Accepted: 5 January 2018

Published online: 14 March 2018

Table 1. Comparison between mobility, channel length and normalized transit frequency of transistors fabricated using different materials

Material	Mobility (μ) [$\text{cm}^2/\text{V}\cdot\text{s}$]	Channel length (L) [nm]	Normalized transit frequency ($f_{T\text{norm}}$) [GHz]	$I_{\text{on}}/I_{\text{off}}$	Ref.
Monocrystalline Si	300–1200	14	4250	10^9	169,170
Amorphous Si	5–32	12,500	0.00115	10^5	171,172
III–V Semiconductors	400–12,000	75	165	10^4	173–176
MoS ₂	700	300	42	10^8	177–180
WS ₂	234	6000	3.8	10^8	181,182
Pentacene	1.5	2000	0.0114	10^2	183–185
CVD Graphene	24,000	40	100	10^2	186–188

and possibly may have better performance than monocrystalline silicon, but this is unlikely in next few year as related technology is still in the nascent stage of development and is far from commercialization.^{8,9} Considering these facts, the monocrystalline silicon appears to be the best bet to meet immediate high-performance needs of flexible electronic systems. This also explains why silicon and other materials such as compound semiconductors have attracted significant interest in recent years. Nanostructures such as nanomembranes, nanoribbons, nanowires etc. from these materials have been explored for flexible electronics.^{10–12} Considering the challenges such as printing of aligned nanostructures, poor density of printed nanostructures, and difficulties in terms of obtaining very large-scale functional integrated circuits (ICs), the silicon-based microelectronics is an obvious choice.

The technology readiness to obtain devices down to nanoscale dimensions and the possibility to exponentially scale the device densities up to billions of devices per mm^2 , makes silicon based microelectronics a good candidate for addressing immediate high-performance needs in flexible electronics. For this the first issue that need to be overcome is the lack of flexibility (and hence conformability) of silicon wafers. This has been achieved by thinning the wafers down to $<50\mu\text{m}$ using a range of technologies, which are discussed here. Silicon chips from such thinned wafers, or ultra-thin chips (UTCs), are ideal for high-performance flexible electronics as they are physically bendable and have stable electronic response for particular bending state.¹³ The excellent form factor of UTCs make their integration on flexible substrates better than the conventional thick chips. Further, due to reduced package volume and lower parasitic capacitance, the UTCs have better high-frequency performances and lower power consumption. With these features UTCs can underpin advances in areas such as sensing, computing, data storage, and energy (Fig. 1) and several emerging applications (e.g., robotics, wearable systems, m-Health, smart cities and Internet of Things etc.) they will enable.^{14,15}

Given the wide scope of UTCs, a comprehensive review of various technological and applied aspects will complement several other reviews that have mainly focussed on organic semiconductors and their processing techniques such as printing or vacuum deposition etc.^{16–18} A few review articles have also discussed layer transfer processes and thin film silicon for solar cells.^{19,20} Related to UTCs, only a few review articles have been published and they have covered limited areas such as wafer thinning methods such as back grinding and integration on flexible substrate using stretchable interconnects.^{21–24} The analysis of UTCs covering topics such as changes in electrical-mechanical-optical-thermal properties, packaging, and stress-induced response variations, and comparison of various thinning methods has not been reported thus far. The in-depth analysis

presented in this paper fills the above gaps in the literature and provide a complete overview of the research related to UTCs.

This paper is organized into seven sections. The section “Historical perspective” briefly provides the historical perspective and introduces various developments including those related to ultra-thin silicon (UTSi) over last 30 years or so. The section “Ultra-thin chip properties” describes the major UTC properties with brief discussion related to approaches, which have been used to study the effect of thinning and bending on device performance. Various technologies reported to obtain UTCs and their comparative study is given in the section “Technologies for realizing UTC”. The integration and packaging of UTCs on flexible substrate is described in the section “Integration of UTCs on flexible substrates”. Major application areas of UTCs and the potential new application enabled by them are presented in the section “Applications of UTCs”. Finally, a summary of key outcomes from this review and outlook are given in the section “Conclusion”.

HISTORICAL PERSPECTIVE

The UTSi based devices has gained gradual increasing attention, as can be noted from Fig. 2. Based on the data from Web-Of-Science, the plot shows the trend in the growth of ultra-thin semiconductor and related technologies. The trends are plotted for articles having the phrase “thin silicon” or “thin chip” in their titles. In the early days (in 1960s), the thin silicon was explored as an active material to realize large flexible arrays of solar cells for space applications.²⁵ In late 90s, the interest in the field of thin wafer or wafer thinning increased due to demands for 3D ICs. Since then, thin Si was mainly pursued through Silicon-on-Insulator (SOI) wafers. This involved bonding a Si wafer over another oxidized Si wafer followed by grinding/thinning of one of the wafers, through what we now know as bond and-etch-back SOI (BESOI) process.²⁶ A significant number of articles related to SOI technology, but not having “thin-silicon” as a part of their title, may have been excluded in our analysis. The SOI wafers have also been used to realize UTCs with very precise thickness.²⁷ However, the high cost of SOI wafers (which is approximately an order of magnitude higher than bulk wafers) is driving the researchers to explore alternative techniques for low cost fabrication of UTCs. Overall the field of flexible electronics has witnessed exponential growth in number of publications and in comparison with this overall growth, the thin-chip related research is still in the nascent stage.²⁸ Nonetheless, it is growing steadily as demand for high-performance flexible electronics has gained momentum only recently. This trend is on expected lines as the flexible electronics research, which in the initial days focussed on tackling materials and fabrication related issues, is now advancing towards system. The requirements related to high-performance are mainly felt at the system level. Importantly, the trend in Fig. 2 indicates that the interest in UTCs will continue to grow as the field flexible




Fig. 1 Applications enabled by UTCs through underpinning research in areas such as sensing, computing, data storage, and energy.^{157–162} Figure reproduced with permission from: ref. ¹⁵⁸, 2008 © NPG; ref. ¹⁵⁷, 2009 © NPG; ref. ¹⁵⁹, 2015 © NPG; ref. ¹⁶⁰, 2011 © Wiley; ref. ¹⁶¹, 2008 © Wiley; ref. ¹⁶², 2016 © NPG




Fig. 2 Cumulative number of publications in major areas related to thin-Si based electronics, including UTCs [Source: Web of Science]

electronics advances towards higher technology readiness levels and embraces more applications.

UTC PROPERTIES

The physical dimensions could influence the material properties and carrier transport mechanism and therefore could affect the performance of electronics devices. Compared to their bulk counterparts, the UTCs exhibit different behavior in terms of mechanical flexibility, optical transmittance, and carrier surface mobility (e.g., upon experiencing stress) etc. These variations can be challenging to handle, for example when one attempts to apply on UTCs the methods and designs developed for conventional bulk silicon. At the same time, such variations also offer multiple new opportunities, which are otherwise difficult with bulk silicon. For example, Si starts to become optically

transparent for thicknesses below 10 μm—starting in the red region and progressing towards blue region as the wafer gets thinner. Such thinning led variations in optical transparency of Si could be exploited to improve photodetectors and solar cells etc., as explained later in this section. An extensive analysis of variations in properties with respect to thickness has not been reported and this section should fill the gap in literature.

Mechanical properties

The thinning process impacts the mechanical properties of thinned electronic substrate. For example, during thinning by back grinding, the sub-surface damage (SSD) and deep cracks in Si result in poor bendability and eventually lead to early breakage of UTCs. Likewise, the etch pits and hillocks produced during thinning by wet etching could lead to localized stress and can decrease the breaking strength of Si. The localised stress or stress distribution at different locations in UTCs are typically studied with Finite Element Analysis²⁹ and Micro-Raman Spectroscopy.³⁰ The FEM analysis can provide an estimate of the residual stress at critical position like hinge and centre and the shift in Raman peak could provide deep insight into localised mechanical stresses.

The physical parameters which are measure of strength of bulk Si such as Young's modulus (E) also change with thinning. The Young's modulus, which normally has a constant value, becomes thickness dependent especially when the thickness hits the nanometre regime. After a certain thickness, h_b , the dependence of Young's modulus on the thickness can be described as:³¹

$$E = 54.872 * h_b^{0.226} \quad (3)$$

For Si, the h_b is about 80 nm and this value depends on parameters such as in-plane strain, Poisson's ratio and the Young's modulus of bulk Si. The nanometre range is hard to achieve with mechanical grinding or wet etching of bulk Si wafer, nonetheless with SOI wafers it is possible to obtain UTCs with nanometre thickness.

The mechanical strength of UTCs is also influenced by their thickness and the stress generated during the bending.




Fig. 3 **a** Plot showing the calculated bending strain vs. radius of curvature for various thicknesses of Si wafer. **b** Bending of Si membranes on PDMS substrate showing breakage at $R = 6$ mm.³³ **c** COMSOL simulation of heat distribution in (i) 500 μm thick chip with area 1 mm^2 showing creation of hot spots—up to 45°C for a low input power density of 1 W/cm^2 .²¹ (ii) 100 μm thick with area 100 mm^2 , showing temperature rise of only 2°C above ambient at same power density. **d** Absorbance percentage of light plotted against wavelength for different thickness of silicon. **e** Transmittance and reflectance percentage of light plotted against wavelength for different thickness of silicon. **f** Plot of net-absorbance vs. depth for different wavelength of light. Figure reproduced with permission from: **c** ref. ²¹, 2015 © Wiley

Mathematically this is expressed as:

$$\sigma_{\text{st}} = \frac{E * h}{2R} \quad (4)$$

where h is thickness of UTC and R is the bending radius of curvature. Under bending conditions, the stress is directly proportional to the thickness of UTCs and inversely proportional to the radius of curvature. The ultimate breaking strength of Si is 7 GPa.³² This means for the same stress; the thinner chip will have lower radius of curvatures or can be bent more. This is also indicated by Fig. 3a, where estimated values of bending strain (calculated using MATLAB code based on equations in ref. ³³) are plotted against radius of curvature for Si with different thicknesses. The dashed line at 0.007 parallel to x-axis indicates typical breaking strain for UTCs. However, in most of the cases, thin chips are packaged over flexible substrate or flexible printed circuit board (FPCB). In a packaged structure with UTC placed over a flexible substrate, Stoney's formula could be used to determine the stress level. In the most common form, it is written as:

$$\sigma_f = \frac{E_s t_s^2}{6(1 - \nu) t_f R} \quad (5)$$

where t_s , t_f are substrate and film thickness, and ν is Poisson's ratio. The stress experienced by the top surface of UTCs is proportional to Young's modulus of substrate and its thickness. For this reason, for applications requiring polymer substrate, the polydimethylsiloxane (PDMS) ($E = 360\text{--}870$ KPa) could be a better than polyimide (PI) ($E = 2.5$ GPa). This is also reflected in Fig. 3b, which shows UTCs over PDMS substrate can bend up to 6 mm without breaking. Often the neutral plane concept is proposed to reduce the stress experienced by the electronics on UTCs. This can be achieved by laminating or encapsulating the UTCs between two layers of

suitable thicknesses. In doing so one could improve the bending limits, but in practical terms it is difficult to fabricate or integrate UTCs in the neutral plane. Instead of minimizing or cancelling such effects, it could be useful if an alternative strategy is devised to exploit bending induced variations in the response of UTCs. As an example, variations in the output of devices on UTCs could be exploited to predict the state of bending (e.g., curvature) or the shape of UTC under bending condition. This could be achieved by developing models that accurately capture the electro-mechanical variations in the response of devices on UTCs. The need to model the behavior of electronics on flexible substrates has been felt recently as reports in this field have started to appear.^{34–36}

Thermal properties

Temperature is known to have significant impact on the performance and reliable operation of electronics and therefore discussion on thermal properties of UTCs gain importance. The heat dissipation, particularly in the UTCs realized from SOI wafers having top Si thickness in the nanoscale, significantly differ from conventional bulk Si based chips. For example, the thermal conductivity of <100 nm Si is half the value of undoped bulk Si ($\sim 148 \text{ W m}^{-1} \text{ K}^{-1}$).³⁷ The lower thermal conductivity means the heat generated is not easily transferred to the package and therefore appropriate heat management may also be needed for UTCs, especially for high-performance flexible electronics. Another important factor is the dependence of mobility on temperature, which is determined by four types of scattering (phonon scattering, surface roughness scattering, bulk charge coulombic scattering, and interface charge coulombic scattering). The net effect of this complex dependence is that higher the temperature, lower is the mobility³⁸ and therefore increase in the temperature

Table 2. Change in device and circuit parameters realized on UTC under bending condition

Device/circuit	Chip thickness [μm]	Bending radius [mm]	Evaluated parameter	% Change	Ref.
NMOS, PMOS	15	20	Drain current	~ 6	34
Inverter	40	15	Avg. propagation delay Midpoint voltage	$\sim 7 \sim 2$	189
NMOS current mirror	20	30	Output current	~ 5	51
Memory	40	5	Remnant polarization	–	138
Ring oscillator	20	25	Output frequency	~ 1.15	190
Comparator	20	25	Standby current	–	190
Ring oscillator [SOI]	0.006	6.3	Stage delay	–	59

due to low thermal conductivity of UTCs could degrade the system performance. Likewise, the threshold voltage decreases because the metal to semiconductor work function and fermi potential decrease with temperature.³⁹ The thermal issues can be overcome by incorporating on-chip cooling architecture such as micro-coolers and thermo-electric fluidic cooler.⁴⁰ However, this is cumbersome process and will typically require a liquid cooling mechanism.⁴¹ A potential alternative is to use large size UTCs. As an example, with COMSOL simulation (Fig. 3c)²¹ it has been shown that a 1 mm \times 1 mm conventional chip (0.5 mm thick) on a 0.5 mm thick polyimide can heat up the substrate to 40 °C even with a small power density of 1 Wcm⁻². However, in larger chips, the heat is distributed over larger area and therefore local heating is reduced. Applying the same argument to thin chips ($\sim 100 \mu\text{m}$ thick) on polyimide substrates, with same power but bigger area (10 mm \times 10 mm), the simulation result show only 2 °C more temperature than ambient. This much increase in the local temperature is within acceptable limit for applications such as biomedical implants and wearables where higher temperatures can damage tissues. Embedding of air-channels in thin chips could alleviate the issue as it helps in the cooling of the chip. However, such solutions put a restriction on the type of methodology used to develop UTCs.

Optical properties

Owing to varying absorption coefficients at different wavelengths, Si starts to become optically transparent as the thickness decreases—starting with the red region and progressing towards blue region. For relatively thicker Si ($>10 \mu\text{m}$), this behaviour could be approximately explained with Fresnel equation of reflectance (Eq. 6) and Beer-Lambert's law (Eq. 7) as:⁴²

$$R(\%) = 100 \left| \frac{n_{\text{Air}} - n_{\text{Si}}(\lambda)}{n_{\text{Air}} + n_{\text{Si}}(\lambda)} \right|^2 \quad (6)$$

$$A(\%) = 100 \left(1 - e^{-a_{\text{Si}}(\lambda)x} \right) \quad (7)$$

where, n_{Air} and n_{Si} are the refractive indices of air (~ 1.00) and Si respectively, λ is the optical wavelength, a_{Si} is the absorption coefficient of Si at a given wavelength and x is the optical path length. Figure 3d shows the optical reflectance and absorptance vs. wavelength for ultrathin Si of various thicknesses. The reflectance spectrum indicates that Si is more reflective in the blue end. Figure 3e shows the net spectral transmittance for ultrathin Si at various thicknesses. A noticeable difference is observed for sub-10 μm Si where it starts to become transparent in the red region. Figure 3f shows the optical net absorptance for various depths of Si, particularly for the typical wavelengths (blue—475 nm, green—510 nm, red—650 nm, and infrared—750 nm). It can be noticed that 90% intensity of these wavelengths gets

absorbed within $\sim 750 \text{ nm}$, $1.5 \mu\text{m}$, $\sim 7 \mu\text{m}$, and $15.5 \mu\text{m}$ depths. Semi-transparency can be obtained by introducing holes in the wafer using XeF₂ based isotropic dry etching and Al₂O₃ as protective layer.⁴³ For application such as photodetectors or solar cells, where higher absorptance is required along with flexibility, the optical path length in thin Si can be improved by using special optical trapping techniques such as Lambertian trapping,^{44,45} texturing,⁴⁶ antireflection coatings.⁴⁷ Solar cells made from thin Si with optimal surface passivation show higher open circuit voltage as in this case the photo-generated carriers can be collected effectively before they recombine. This property of varying optical transmittance with thickness could also be exploited to monitor and control Si etching process as the thickness could be seen as a function of transmitted light. Back thinning also contributes to achieving higher quantum efficiency in both charge-coupled device (CCD) as well as active pixel sensor (APS) image sensors.⁴⁸ However, their red and infrared response is decreased due to thinning. Nonetheless this could be addressed with special optical trapping techniques as described above. In addition to the change in transmittance due to change in thickness, stress on thin Si results in bandgap narrowing (BGN). This BGN and the change in effective mass, which are related to intrinsic charge carrier concentration, can lead to an increase in the dark current of photodetectors.⁴⁹ The changes in optical transparency with thickness means the UTCs could also find use in applications other than those requiring flexible electronics.

Electrical behaviour

The fundamental electrical properties of Si such as its bandgap, dielectric constant, density of states, will not change until the thickness reaches nanoscale.⁵⁰ For most of the flexible electronics applications, the flexibility requirements could be fulfilled with UTCs having thickness in the range of 5–50 μm . Therefore, for practical purposes the fundamental electrical properties of ultra thin Si remains unchanged when they are realized by thinning bulk Si. To reach $<50 \mu\text{m}$, the thickness of a conventional bulk wafer or SOI wafer undergoes thinning process, which is known to induce stress in Si. The Si chip could also be stressed by various fabrication steps such as deposition of different material layers like oxide, dielectrics, and metal etc., which have different elastic modulus. On top of these, there is additional stress when the UTCs are externally loaded or strained, for example, during bending. Whereas the thinning and process induced stress are intrinsic to chip, the bending induced stress during usage is external. These stresses induce changes in the band structure and the piezo-resistive property of Si, which eventually show up as variation in the electrical response of devices on UTCs. Through electro-mechanical tests and modelling, a few works have attempted to capture the stress induced changes in electrical response of devices. For example, in the case of uniaxial bending, n-type




Fig. 4 Classification of various thinning methodologies for realizing UTC

MOSFETs show increase in mobility with increase in bending stress. In n-type MOSFETs, this behaviour is independent of the direction of bending, but variations in the response of p-type MOSFETs is direction dependent.⁵¹ The models in these works have taken into account the process strategies, dimensions of the structure (active Si, dielectric, metal thicknesses, etc.), initial substrate (e.g., Si, SOI, UTSOI, ETSOI etc.), mechanical strain etc. The stressed induced changes could lead to significant deviations in the response of device and circuits from their specified values, as can be observed from Table 2, where bending induced changes in device and circuit parameters are reported. For complex circuit design in flexible electronics and to predict their response under different bending condition precisely, it is necessary to understand these variations and implement predictive models in electronics design tools.^{34,35} The variations in device response could be reduced by using suitable compensation techniques in the layout. On other hand, these changes in the device parameters could also be seen as the signature for a particular bending state and therefore could be used to predict or sense the state/shape of bending.

TECHNOLOGIES FOR REALIZING UTC

A wide range of technologies have been explored for realizing UTCs and a detailed discussion about some of are given in a few review articles.^{21,22} For the sake of completeness, the technologies involving either bulk Si wafer or SOI wafer are briefly discussed in this section. Figure 4 also gives a summary of these technologies, classified based on the fabrication stage at which the thinning is carried out. For example, when the thinning is carried out after the fabrication of electronic devices it is termed as post-processing, and when wafer undergoes some processing before the device fabrication then it is termed as pre-processing. Generally, the thinning is carried out after the device fabrication is completed. Following the discussion in previous section, the choice of technological approach to realize UTC requires careful consideration.

Using Si Wafer

UTC via post-processing techniques. In post-processing approaches, the UTCs are typically obtained by physical removal of electronic substrate such as Si through either grinding, dry etching, chemical reaction or combination of these. In these techniques, the crystal structure of active Si area (for example, in the case of MOSFETs, the area up to well-depth) is unaffected and

therefore their electrical response is at par with their bulk counterparts. However, as discussed in previous section the possibility of mechanical degradation cannot be ruled out. The techniques used as post-processing step can be broadly divided into: (i) grinding, (ii) dry etching, and (iii) layer transfer.

Grinding: Back grinding is a popular and well established method for wafer thinning. It is carried out in two steps as shown in Fig. 5a—coarse grinding followed by fine grinding to obtain a smooth surface. The protective tape, which holds the wafer to chuck during grinding, plays a significant role in determining the total thickness variation (TTV) as the wafer gets thinner. Wafers with thickness as low as 3 μm have been obtained with this technique.⁵² Back grinding is faster with respect to other techniques, but it is also known to damage the crystal structure deep inside the material. The sub surface damage could induce high stress in the thinned wafer and can cause thin wafer or UTCs to warp. This type of stress concentration can also lead to breakage during handling, for example, while removing the thin wafer from chuck or during dicing of thin wafer. Therefore, stress-relieving techniques such as slow ion etching and chemical-mechanical polishing are recommended after back grinding. Dicing before grinding (DBG) is also sometime used to prevent breakage of thinned wafers during dicing. In DBG, the wafers are first partially-grooved and then grinded, as illustrated in Fig. 5c, with die singulation occurring when the wafer is thinned below the level of this cut.⁵³ A major problem with grinding is that there is high potential for the thin wafer getting damaged while it is being delaminated from the protection tape. This issues could be overcome by TAIKO technique (Fig. 5b) in which back-grinding is done only for non-peripheral part of the rear side of wafer and the periphery is left intact as a ring.⁵⁴ The ring-shaped periphery strengthens the overall structure and significantly reduces the issue of warpage during handling.

Dry etching: Physical dislodging of Si atoms from the bulk could also be achieved with high-energy ions and gaseous reactive species. Depending on the mechanism, the process can be classified as: (i) physical ion etching (PIE), and (ii) reactive ion etching (RIE). In PIE, the atoms from the back of the substrate are removed by bombarding it with energetic ions or gas assisted etching.⁵⁵ The etch rate depends on parameters such as scanning style, substrate chuck table angle, beam angle etc. There is always some re-deposition in this process, which reduces the effective etch rate and selectivity. In the case of RIE, the high-energy ions impacting the substrate remove the atoms physically and open-up the area for chemical reaction as illustrated in Fig. 5d. RIE gives




Fig. 5 **a** Illustration of Back Grinding. **b** TAIKO wafer vs. conventionally thinned wafer.¹⁶³ **c** Steps involved in Dicing Before Grinding.¹⁶⁴ **d** Illustration of RIE and SEM image of trenches etched between released top layer and bulk substrate.¹⁶⁵ **e** Proton-Induced Exfoliation technique and blister created after heating hydrogen implanted wafer.¹⁶⁶ **f** Illustration of controlled spalling and flexible wafer over polyimide.¹⁵⁵ Figure reproduced with permission from: **b** ref. ¹⁶³, 2010 © Springer, **c** ref. ¹⁶⁴, 2010 © Springer, **d** ref. ¹⁶⁵, under a Creative Commons license (<https://creativecommons.org/licenses/by/4.0/>), **e** ref. ¹⁶⁶, 1999 © AIP Publishing LLC and **f** ref. ¹⁵⁵, under a Creative Commons license (<https://creativecommons.org/licenses/by/3.0/>)

high anisotropic behaviour but it comes with low level of selectivity (in absence of any additive) and surface damage. A few examples of RIE based UTCs include a 18 μm thick Si based thermoelectric energy generators⁵⁶ and Si probes of thickness 20 μm for floating chronic implantation in the cortex.⁵⁷

Layer transfer processes: This method involves removal or exfoliation of the top processed layer. Two major processes developed based on this technique are: (i) proton-induced exfoliation and (ii) controlled spalling. In the case of proton-induced exfoliation, wafer is placed in a vacuum chamber after device fabrication and exposed to a beam of hydrogen ions. When heated, these ions which were implanted beneath the surface, expand as microscopic hydrogen bubbles—thus causing a very thin Si layer to detach from the surface, as shown in Fig. 5e. The wafer can be reused to exfoliate another layer of ultra-thin Si.⁵⁸ However, this method is not suitable for post-processing as electronic devices may be damaged because of high-energy proton exposure. Another layer transfer process is the controlled spalling technique, which takes advantage of strained conditions

to obtain thin Si layer. Under specific strain conditions, a fracture on the edge of a brittle substrate can propagate parallel to the surface, as shown in Fig. 5f. This results in the detachment of thin slice of the brittle. This process can be carried out at room temperature and therefore it has advantages in terms of integration on flexible substrates. The techniques has been demonstrated with nanoscale flexible circuits (functional ring oscillators and memory cells) on 60 \AA thick ultrathin Si⁵⁹ over the oxide of SOI. One of the challenges with controlled spalling is that it requires pre-calculation and monitoring of stress level to minimize the spontaneous fracture. This can be overcome with appropriate material and thickness of top film used as stress layer.

UTC via pre-processing techniques. Some technologies for UTCs require processing of wafers before initiating the device fabrication. These steps are termed as pre-processing steps and the front-end fabrication follows thereafter. The techniques for realizing UTCs which require pre-processing are discussed below:




Fig. 6 Illustration of pre-processing and post-processing modules of **a** Wet Etching, **b** ChipFilm,⁶⁷ **c** various steps in epitaxial growth and selective etching approach⁶⁵ and **d** CirconFlex technique using SOI wafer.¹⁶⁸ Figure reproduced with permission from: **b** ref. ¹⁶⁷, 2010 © Springer, **c** ref. ⁶⁵, 2010 © Springer, **d** ref. ¹⁶⁸, 2010 © Springer

Anisotropic wet etching: This well-established technology has been used traditionally to realize MEMS (microelectromechanical systems) structures.⁶⁰ The pre-processing steps for realizing UTCs involve depositing suitable mask layers (usually a combination of high quality SiO_2 and Si_3N_4) at defined locations on the back side of the wafer (Fig. 6a). This is followed by the device-processing steps on the front-side, and then etching of wafer from backside. The commonly used etchants for Si are hydrazine, EDP (Ethylene-Diamine-Pyrocatechol), TMAH (Tetra methyl ammonium hydroxide), and KOH (potassium hydroxide). The etching duration can be in hours depending on the concentration of etchant, the temperature and thickness of the wafer. The contamination from etchant and their CMOS compatibility is an important requirement,⁶¹ among others including modulating etching with dopants or electrical bias, surface roughness, availability of suitable masking films, health hazards, and disposal issues. TMAH is the

most commonly used etchant as it is IC-compatible, nontoxic, and has very good anisotropic etching characteristics. One drawback with TMAH is that it leads to higher undercutting than other etchants such as KOH. To overcome this issue the isopropyl alcohol (IPA) and surfactants are generally added to TMAH.⁶² The wet etching can provide thin wafers at batch scale since many wafers can be processed at once. The wafer scale UTCs with TMAH etching and transfer to flexible substrate has been reported in literature.¹³ The protection of front-side of the wafer from etchant is a critical for this route to obtain UTCs as otherwise the etchant may render the devices on the front side useless. To provide front-side protection, a custom wafer holder made from etchant resistant material or polymeric protection layer are used. The concentration of etchant is maintained regularly during this process to have better control over the total etch time leading to UTCs with desired thickness. A potential solution for monitoring

Table 3. Summary and comparison of various thinning techniques

Process	Need for pre-processing	Material removal rate ($\mu\text{m}/\text{min}$)	Typical thickness of semiconductor layer (μm)	Challenges	Ref.
Back grinding	No	0.1–10	5–10	<ul style="list-style-type: none"> ● Deep scratches on backside ● Chipping at the edges 	52, 191,192
TAIKO	No	0.1–10	50–100	<ul style="list-style-type: none"> ● Dicing of membrane supported on ring can lead to breakage 	193
Dicing before grinding	No	0.1–10	10–25	<ul style="list-style-type: none"> ● >15 μm sawlane is required ● No metal line over sawlanes 	194,195
RIE/DRIE	No	0.05–10	5–30	<ul style="list-style-type: none"> ● Non-uniform surface ● Chances of frontside contamination due to reactive ions 	196
Proton induced exfoliation	No	–	20–30	<ul style="list-style-type: none"> ● Need of specifically designed proton accelerator 	197
Controlled spalling	No	–	0.006–10	<ul style="list-style-type: none"> ● Stress continuity across the lateral dimension is tough to maintain 	59,198
Anisotropic wet etching	Yes	0.5–2	10–100	<ul style="list-style-type: none"> ● Sensitive to temperature and etchant concentration ● Micro-masking led hillocks formation 	13,199
Epitaxial silicon over porous silicon	Yes	–	10–25	<ul style="list-style-type: none"> ● Stacking faults due to sintering ● Warpage on thin chip during detachment from supporting pillars 	200
Epitaxial growth and selective etching	Yes	0.17–0.2	20–50	<ul style="list-style-type: none"> ● Low thermal budget in post-processing step due to high temperature sensitivity of etch stop layer ● Extreme control over defects in p^+ layer 	65
SOI box/bulk removal	No	–	12–20	<ul style="list-style-type: none"> ● Fixing and supporting the thin chip during transfer 	168,201

the etch process is to exploit the change in optical transmittance with thickness, as discussed in the section “Ultra-thin chip properties”.

Epitaxial Si based UTCs: The UTCs with devices having higher operating speed and better bipolar performance can be obtained by lifting-off Si epitaxial layer from the substrate. The two key approaches used for this purpose are: (a) Porous Si Approach, and (b) Etch Stop Layer Approach. The porous Si method, developed in 1990s, involves creation of a porous layer between substrate and the epitaxial layer.⁶³ Examples for this approach included the ChipFilm technology (Fig. 6b), which uses two layers of porous Si with different porosity and results in $\sim 15 \mu\text{m}$ thick UTCs.⁶⁴ This technology allows good dimensional control and the mother wafer can be used repeatedly until exhausted. The yield of this technology heavily depends on the design and pitch of pillars in porous structure and hence the pre-processing step is critical. While this method is well suited for die-size UTCs needed in 3D ICs, the large area UTCs may not be practical due to cost considerations and risk of breaking due to warpage. One possible solution to address this issue is to use double transfer technique (i.e., using flexible carrier and substrate) instead of pick-place tool.

The etch stop layer method, typically used in a MEMS, takes advantage of the fact that doping could be used to stop etching. It involves developing a highly doped (p^{++} type) film at certain depth (roughly equal to desired thickness of UTCs) on the front side of wafer, followed by lightly doped epitaxial layer which act as active layer for device fabrication. Post device fabrication the wafer is chemically etched from back side until the chemical hits the p^{++} layer, which stops the etch process. The final thickness of UTC is the equivalent to the thicknesses of the epitaxial and p^{++} layer.⁶⁵ With a good control over the final thickness and uniformity of UTCs, this method (Fig. 6c) offers an alternative solution to the SOI wafer based approach. During growth process, the diffusion of impurities between Si wafer and p^{++} film may prevent the fabrication of an ideal step junction, which may lead

to lower switching current ratio and hence the poor performance of electronics on UTCs. One way to control the impurity diffusion is to adopt low temperature epitaxial growth with a trade-off between high quality epitaxial film and higher impurity diffusion.

Using SOI wafer

SOI wafers provide a range of benefits relative to conventional wafer, such as, lower parasitic capacitance, resistance to latch up, lower leakage current, and immunity to radiation induced soft errors. While these features of SOI wafers enable high-performance electronics, their higher cost ($\sim \$1000$ vs. $\sim \$25$ for a 6-inch bulk Si wafer) is a barrier. Nonetheless, despite this cost-performance trade-off, the SOI wafers are used in many niche applications such as low power high performance RF chips⁶⁶ and commercial devices such as IBM's PowerPC,⁶⁷ Global Foundry's 22FDX,⁶⁸ AMD's dual core module.⁶⁹ SOI wafer could also be used for high performance UTCs with precise thickness. This is achieved by fabricating electronic devices on the top active layer of SOI wafer, followed either by: (a) etching the buried oxide layer (i.e., BOX removal), or (b) thinning the backside of the wafer up to the required thickness or buried oxide (i.e., bulk removal) in which case the oxide acts as the etch stop layer.⁷⁰

BOX removal. In this method, the trenches are etched around the chip on the front side and then etchant such as HF or XeF_2 is passed through these trenches to etch the oxide layer underneath, eventually detaching the top chip from the mother wafer. Since the trench formation is critical, the area available for device realization is limited and therefore well laid out design scheme is needed. Moreover, it calls for proper support of top Si layer as soon as it is detached from the bulk. Such challenges can be overcome through transfer printing using PDMS or similar intermediate carrier. Transfer printing of UTC based devices such as transistors, logic gates, RF components has been demonstrated for numerous applications.^{16,71–80}

Table 4. Comparison between various flexible substrates used for packaging UTC

Material	Max. process temperature [°C]	Coeff. of thermal expansion [1/°C]	Thermal Conductivity [W/m-K]	Young's Modulus [GPa]	RMS surface roughness [nm]	Ref.
Stainless steel [304]	1023	16	14	190–203	33.8	202
Molybdenum	760	5	140	315–343	85	203
Polyethylene terephthalate	140	39	0.15–0.4	2.0–2.7	1000–1500	204
Polyimide	360	30–40	0.46	2.5	2	205
PDMS	150	310	0.15	$360\text{--}870 \times 10^{-6}$	0.88	206,207
Parylene C	109	38	0.08	3.2	13–25	208,209
Polyethylene naphthalate	155	20	0.15	5	0.64–0.68	210,211
Collagen	70	–	0.60	5.0–11.5	100	85,212
Silk fibroin	100	–1060	–	2.8	11.92	213–216

Bulk removal. In this process, the bulk Si is removed from backside by wet etching until the etchant reaches the buried oxide. In this case, the buried oxide acts as the etch stop layer and UTC thickness is sum of active layer and BOX thicknesses. A variant of this technique developed by Philips is named as Circonflex. Based on substrate transfer technology, this process enables the transfer of top functional layer of SOI wafer to practically any flexible substrate as shown in Fig. 6d. The method has been demonstrated for realizing 10 μm thick RF-ID tag chips.⁸¹

Table 3 summarises above methods with their key specifications and associated challenges.

INTEGRATION OF UTCs ON FLEXIBLE SUBSTRATES

For fully flexible systems with reliable operation, the UTCs need to be packaged over flexible substrates, sometimes with more than one chip on the same substrate. The choice of substrate is critical and depends on the inherent material properties and the intended application. The materials which have been used as flexible substrate can be broadly divided into two categories, i.e., polymeric and metallic (Table 4). An insulation coating is generally needed for electrical isolation of UTCs and to connect them to various components on flexible substrate and external connections. However, there are some exceptions such as solar cells where the required common back contact is achieved by transferring UTSi (Ultra-Thin Si) on flexible metallic or conductive-material-coated polymeric substrates.⁸² The metallic substrates for flexible electronics have an added advantage as they can serve as heat sink or means for thermal reliefs. Further, they can be useful in applications such as electrical waveguide or where electromagnetic shielding is required. This can also be achieved with polymeric substrates coated with a thin conductive material including metals.⁸³ However, metallic substrates have inherent tendency towards retaining the shape on deformation, which may not be desirable. In this regard, thin polymeric substrates are advantageous as they are inherently elastic and flexible with ability to regain their normal shape. An alternative approach is to use a stack of both polymeric and metallic substrates and engineer the structure to realize smart substrates with desired properties. Thermal properties of substrate such as coefficient of thermal expansion and thermal conductivity should also be considered as they influence integration and thermal management of UTCs. As the stress level in UTCs is influenced by elastic properties of the substrate, generally a material with lower Young's Modulus is preferred. With the increasing interest in health or bio related applications such as implantable systems, bio-compatibility of substrate is also an important parameter to consider. Bacterial cellulose membrane, collagen, silicone gel and




Fig. 7 Major schemes of packaging UTC: **a** Flip-Chip packaging of UTC, **b** UTC lamination between two flexible layers and **c** UTC on flexible substrate with screen-printed connection

silk fibroin etc. have been used in such applications as they also offer better integration with tissues.^{84–86} A comparison of various flexible substrate used for UTCs is given in Table 4.

The most challenging task in the packaging of UTCs comes when the contact pads on the chip are to be connected to the extended pads on the substrates. Wire bonding technique, which is widely used for traditional packaging is not suitable for UTCs, which are fragile and can crack due to the impact of bonding head-tool.^{87,88} Further, the bond wires protruding out of plane of UTCs add to the thickness and affect the form factor. These challenges are driving the search for suitable materials and techniques for UTC packaging. The integration of UTCs on flexible substrate have been achieved mainly by the following three techniques.

Flip chip assembly on flexible substrate

In this style of packaging, UTCs in face down configuration are assembled on polyimide or liquid crystal polymer (LCP) substrate through flip chip bonder,⁸⁹ as shown in Fig. 7a. In the case of polyimide substrate, the solder bumped die are reflow soldered to the patterned flex. In the case of LCP, vias are etched through to expose the underside of contact pads. However, these solder bumps become coarse due to ageing and the growth of intermetallic compound, which eventually results in a changing shear mode and increase of resistance.⁹⁰ A right combination of temperature and pressure at the curing step is needed during flip

chip technique to get reliable electrical joints from bumps.⁹¹ The major limitation of flip chip techniques is seen in the case of packaging of sensors requiring their sensing area to be exposed, as in the case of POSFET (Piezoelectric oxide semiconductor field effect transistor), ISFET (ion sensitive field effect transistor) etc.^{92,93} This could be addressed by selectively removing the substrate from sensing area.

Laminating UTCs between two flexible layers

This type of packaging generally aims to put UTCs in the neutral plane by embedding it between the substrate and encapsulation layer, as shown in Fig. 7b. The advantage of this approach is that it leads to a reduced stress on UTCs and as a result the electrical response of UTC is minimally affected by bending. The integration of UTCs between two polyimide layers has been demonstrated for conformable and wearable wireless ECG monitoring system.^{94,95} A challenge with this type of packaging is that the heat produced during device operation cannot escape to ambient. This could lead to high local temperature and can damage or degrade the device performance, as also discussed in the section "Ultra-thin chip properties". Moreover, the adhesion between the polyimide and the Si may vary due to localized area of high temperatures and this could lead to uneven adhesion of package or air bubbles formation within the package.⁹⁶ In this direction, the on-chip cooling mechanism could be explored. For example, the nanostructured super lattice-based thin-film thermoelectric material (e.g., Be_2Te_3) integrated with Si based electronics results in reduction of temperature by $\sim 14.9^\circ\text{C}$ at target site.⁹⁷ Similar advances could be explored for UTCs to improve the reliability of package. Recently, embedding of micro-air vertical channels in UTCs have been reported for faster cooling and lower constant load saturation temperature.^{98,99} Use of flexible materials with high thermal conductivity (e.g., copper, graphene, etc.) and structuring them as fins to act as a heat sink or using commercial thermal conductive tape outside the package are other potential solution.^{100,101}

UTCs on foil with printed connections

In this approach, UTC are placed in the face-up configuration on the flexible substrate using epoxy based adhesive. Conductive wires are printed on top of flexible substrate to realize electrical connections between the chip and the substrate, as illustrated in Fig. 7c. Screen printing or ink-jet printing is used to connect the contact pads on chip to the external connections on the flexible substrate. Silver based conductive ink and polymer based conductive material like Poly (3,4-ethylenedioxythiophene): polystyrene sulfonate (PEDOT:PSS) have been used for this purpose.^{102,103} The silver ink provides much higher conductivity than PEDOT:PSS but it is susceptible to cracking during bending.¹⁶ On other hand, PEDOT:PSS provides more flexibility than silver ink but shows low conductivity. A durable connection by combining screen printed silver grid with PEDOT:PSS could be a potential solution.^{28,104} Although printing is simple and can be extended to large area, due to poor resolution of printers the contact pads and wires realized through printing are usually big in comparison to contact pads on the chip. This issue will be overcome with advances in printing technologies.

For fully flexible electronics system other materials may also be used in conjunction with UTCs.¹⁰⁵ For example a:Si/Poly-Si, inkjet or transfer printed nanowires,^{106,107} 3,3'-didodecylquaterthiophene (PQT), solution processed organic/inorganic materials such as peri-xanthenoxanthene (PXX),¹⁰⁸ Lithium Super Ionic CONductor (LISICON),¹⁰⁹ pentacene,¹¹⁰ dinaphthothienothiophene (DNNT),¹¹¹ copper hexadecafluorophthalocyanine (F16CuPc),¹¹² PEDOT,¹¹³ and thixotropy materials,¹¹⁴ etc. could be used to obtain advanced multifunctional flexible electronics systems.

APPLICATIONS OF UTCS

A wide range of applications require UTCs as through underpinning high-performance electronics they enable advances in several areas, as illustrated in Fig. 1. The UTCs form the key components of various smart systems as sensing units, data processing or storage unit, driving or output unit and power or energy management units etc. Depending on the application requirements, the specification of electronics/sensing components on UTCs may vary. Some of the applications where UTCs are used as sensing units, data processing or storage unit, driving or output unit, and power or energy management units are described below.

Sensing/input

UTCs smart sensing units offer interesting solution for several existing applications such as implantable systems, neurotechnology, wearables, robotics and prosthetics etc. Futuristic applications such as body area network, body-dust, neural interfaces, bidirectional prosthesis, internet of everything and smart homes etc. will also benefit from UTCs based sensing units. As tactile interface chip for flexible touch panel, the UTCs will bring transformation in flexible portable devices (Fig. 1)¹¹⁵ and e-skin for prosthesis or robotics (a flexible and transparent electronic skin as illustration for sensing/input in Fig. 1).^{116–119} Portable devices such as smartphones are expected to be flexible in the future, and for this to happen various components including touch panel should be flexible. In such cases, the active tactile layer could comprise of large area flexible material such as graphene,^{116,120} but the sensory data from array of taxels will be processed locally by a tactile interface IC or neuromorphic ICs before the data is transferred to complex computing hardware. UTCs will strengthen the capability of such systems by enabling features that require high-performance such as multitouch sensing, 2D/3D gestures, handwriting recognition, pen/stylus input, pressure sensitivity, fingerprint recognition, and security operations.

In order to achieve biomimetic tactile sensing, about 250 MRs/cm² are required in the fingertip of prosthetic limb,¹²¹ which could be achieved by high density tactile sensors such as flexible POSFET that can conform to fingertips.¹²² Further, UTCs could be useful for large area tactile skin based on planar off-the-shelf electronics integrated on FPCBs.¹²³ Lack of bendability of electronics has often limited the use of large area skin to body parts with large curvature. UTCs are ideal to address such applications as besides high-performance sensing they could also conform to the curved surface of prosthesis.

Implantable systems have brought a distinctive transformation in the field of medical diagnosis and treatments.¹²⁴ Flexible microchips with integrated sensors or microelectrodes are advantageous for applications such as brain interfaces as they can conform to soft tissues and hence allow recording of reliable data. Flexible UTCs with RFIDs encapsulated with biocompatible liquid crystal polymers has been successfully implanted and tested.⁸⁰ UTCs also find application in video endoscopy, smart catheters, diagnostic pills, sub-retinal implants, neural interfaces,¹²⁵ swallowable smart pill¹²⁶ and tactile functional prosthetics etc.^{127,128} In the field of medical diagnosis, UTCs find application as conformal retinal implant for blind vision, electromyographic and/or neural prosthetic implant, and blast sensor patch in sports/military helmets to detect trauma injury. Neurotechnology is another area which will greatly benefit from electronics that bends, stretches and conforms to curved surfaces. For example, complementing current in vivo studies, the flexible and conformal microelectrode arrays will offer powerful new tool in traumatic brain injury research. UTCs are attractive for such applications as in addition to the active microelectrodes they could also offer functionalities such as wireless communication.

Thanks to the flexibility and conformability, the UTCs will be far more comfortable for people using them.

In applications for health monitoring¹²⁹ where the devices are worn or wrapped around the body the high-performance and compact electronics on UTCs could provide solutions such as measuring human pulses on wrist, and orthodontic forces of invisible aligners for dental treatment.¹³⁰ The convergence of soft and deformable textiles technologies with high-speed computational capacity of UTCs is another application.¹³¹ The rough and uneven surface of fabric makes it difficult to have seamless integration of UTC, which could be solved by using smoother intermediate layer between textile and UTC. The UTCs can have sensors, interconnects and processor for on-chip processing of the data. This type of arrangement will greatly influence the applications such as military garment devices, antibacterial textiles, and personal electronics like MP3 jacket and smart carpet.¹³²

Data processing/storage

The consumer electronic devices such as smart phones, mobile gaming systems, and ultrabook computers etc. have fueled the growth of semiconductor industry in recent years. Consumer prefer smaller, thinner, and lighter systems with additional features such as wearable to meet their mobile lifestyles. Thanks to Moore's law and ITRS roadmaps,^{133,134} CMOS technology has come a long way breaking many challenges with many material and technology innovation leading to the current state-of-the-art. Commercially, 14 nm technology FinFET based microprocessors are available which operates at >4 GHz and now gearing to 10 nm.¹³⁵ Considering the huge number of objects, with different size, shape and rigidity, which will be connected in IoT environment, high performance, and mechanical flexibility of devices employed in these objects is inevitable. As discussed in the section "Introduction", the wireless communication in IoT will require data handling ultra-high frequency range. UTCs will be useful here as they could support faster communication, high bandwidth, and efficient distributed computation with very high switching speed. With interconnect schemes such as through-silicon-vias, low power consumption and excellent high performance, the UTCs have potential for 3D integrated circuits (3D ICs) to handle large amount of data and processing in IoT concept.^{136,137}

Flexible portable devices, smart contact lenses or augmented reality systems are some other areas where UTCs could trigger advances as they could enable high-speed computation at lower power and high-density storage. The Ferroelectric Random Access Memory (FeRAM) based on flexible silicon shows superior performance and can be good choice for flexible memory applications for IoT.¹³⁸ Emerging memory devices such as RRAM (Resistive random-access memory), memristors, and other high density nanoelectronic non-volatile memories could also be integrated with UTC technology.

In applications such as bidirectional prosthesis at par with human hand, the electronics on e-skin should process data from 18k mechanoreceptors (MRs) to mimic the glabrous palm area of a hand. As number of sensory components increase, there is demand to handle large data.¹³⁹ The on-site processing and signal conditioning of the raw data can be fulfilled by UTCs integrated on the e-skin. While the active tactile layer could comprise of large area flexible material such as graphene, the sensory data from array of taxels should be processed locally by a tactile interface IC before it is fed into the computing chip. The high-performance UTC serve are ideal for such task. They could also reduce the load on the computing block or could enable new features such as multitouch input, 2D and 3D gestures, handwriting recognition, pen/stylus input, pressure sensitivity, fingerprint recognition, and security operations. In areas such as wearable systems, where

different modules need to communicate within and outside the system, the UTCs could be used to develop components for body area networks, and RF communication such as Bluetooth 4.0 low energy communication etc.

Driving/output

The UTCs could also offer solution for efficient driving or output unit for many applications such as optogenetics, flexible portable devices, antenna, actuators. The drive units should provide precise control on current and/or power and/or voltage and/or timing. As an example, in optogenetics pulses of light with spatiotemporal precision are needed to stimulate the neurons and UTCs could be used to achieve this. Typically, optogenetic stimulation is carried out by external light source with fiber-optics to deliver the light to the targeted location. Typical driving requirements is such application are precise temporal requirement i.e., rise time and fall time (10–90% and vice-versa) of current pulses <100 μ s and in some specific applications <1 μ s and current level up to 1.5 A. Such an arrangement is cumbersome and involves tether. Tether-free implantable miniaturized optogenetic systems are preferred in such cases and UTCs based drivers could provide the required temporal and spatial resolution. Further, with UTCs it will be possible to achieve multi-wavelength and multi-array microLEDs (μ LED) targeting various optogenetic channels (corresponding to various opsins) such as channelrhodopsin,¹⁴⁰ halorhodopsin,¹⁴¹ archaerhodopsin,¹⁴² bacteriorhodopsin.¹⁴³ The typical current requirement for such μ LED driving is 2–5 mA.¹⁴⁴ Depending on the requirements, the compound semiconductor layers for μ LEDs could also be grown or transfer printed on Si, from which UTC is fabricated. Such implantable optogenetic chips can communicate with external transceivers through RF communication in which case UTCs could drive the antennas. Similarly the UTCs could provide the drive/output unit in bidirectional prosthesis, treatments for epilepsy, cardio-arrhythmias, drug addiction, and brain/neural circuit mapping.^{145,146} UTC could also find application in driving flexible pacemakers and defibrillators. For example, the UTC chips integrated with EMG sensing electrodes could process the signal in real-time to identify potential arrhythmia. Wherever needed, they could drive the electrodes to provide stimulus for pacing, cardioversion or defibrillation. UTCs could also drive various components in wearable systems such as LED drivers for pulse oximetry, electro-tactile stimulation, haptic communication gloves for deaf-blind,¹⁴⁷ bendable oral systems (for example to control prosthesis¹⁴⁸ or wheelchair,¹⁴⁹) smart insole for health monitoring and prosthesis control.

In applications such as smart portable display, there is a growing interest in manufacturing portable devices with flexible display that can undergo bending, flexing and rolling. While flexible AMOLED display are commercially available,¹¹⁵ for flexible smartphone various components such as battery, driving unit, communication chip etc. are not bendable yet. Some of these form the areas of active research, for example, flexible batteries.¹⁵⁰ With high performance flexible circuits, UTC could remove the current bottlenecks for flexible displays.

Power management and energy harvesting

Optimizing battery life for portable systems presents a significant engineering challenge for system designers. While low power high efficiency FETs help in achieving this goal to some extent, alternative approaches are being explored by researchers to harvest energy to develop energy autonomy.¹¹⁶ Current solutions such as batteries require charging at regular intervals. However, for applications such as health monitoring devices it is advantageous to power the device with energy harvested from the ambient, such as light, heat or motion.^{55,56,151,152} UTSi and UTC technology could help in addressing the need for power management and energy harvesting using high efficient flexible

solar cells, buck or boost DC-to-DC convertors, power electronics drivers. Photovoltaic technology is one area where thin Si was initially used as explained in the section “Historical perspective”. Due to continuous growth rate over the last decade, the cumulative installed capacity of photovoltaics have exceeded 303 GW-peak by the end of 2016.¹⁵³ Monocrystalline silicon based PV with their long life span (up to 40 years) and high conversion efficiency (15–26%) is a better choice.¹⁵⁴ However, the higher cost of monocrystalline silicon (compared to amorphous or microcrystalline silicon) makes it expensive. In this scenario, UTCs present an interesting avenue.^{155,156} The solar grade large wafers (>8” diameter) are best choice for manufacturing solar panels with ultra-thin Si as active material. However, with lesser thickness the special optical trapping techniques are required to harvest maximum light energy as explained in the section “Ultra-thin chip properties”. The energy harvesting component in Fig. 1 shows array of micro photovoltaic cells made of monocrystalline Si.¹⁵⁷ Further, a graphene based transparent coplanar capacitive touch sensor combined with solar cells forming a smart energy autonomous electronic skin system is also shown in Fig. 1.¹¹⁶ Thermal energy harvesting is another possibility, where a flexible harvester realized on the top of thin Si has been reported to produce around 30% more output power than that of realized on bulk Si.⁵⁶

Thus, with several applications, the UTCs could bridge the gap between CMOS technology and several of the above mentioned emerging applications of flexible electronics.

CONCLUSION

The international roadmap for semiconductors (ITRS) highlighted the need for thin chips almost 15 years ago in context with 3D IC staking for system-in-package. In fact, the 2005 ITRS report laid emphasis on UTCs thinner than 20 μm as well as wafer thinning and handling, small and thin die assembly and packaging of thin chips. Until few years ago the demand for UTCs was primarily for 3D system integration, where multiple active dies having active and lateral interconnects are vertically connected through silicon vias. However, this is changing with emerging applications such as mHealth, wearable systems, smart cities, and IoT. The high-performance and flexibility of electronics needed in these applications are primarily pushing the interest in UTCs. In fact, these requirements have fuelled the research for high-mobility materials such as graphene, which owing to excellent electrical, mechanical and optical properties holds the promise for high-performance flexible electronics. However, the technology for these new high-mobility materials is not mature yet for large-scale integration. The limited success of electronics from these high-mobility materials and well-established Si based high-performance electronics respectively act as the push and pull factors of UTC research. A range of silicon based non-bendable devices are already being used in ad hoc arrangements in a wide ranging applications. With this background, this review article has presented and compared the ways to make bendable Si and variations in the response of devices on UTCs because of changes in electrical, optical and mechanical behaviour. Tremendous progress has been made for obtaining UTCs and a range of thinning methods used for this purpose have been compared in this paper.

Going forward, the major hurdles for UTCs will be in the areas related to packaging, modelling and dealing with the effect of stress and strain on electrical response of UTCs. The handling of thin fragile wafers and packaging of UTCs needs more attention. Unlike conventional chips, UTCs cannot be bonded easily with wire-bonder because of high chances of cracks when the bonder tip hits the bonding pad. Reliable and durable connection from chip to the substrate is a challenging task because of the bumps coarsening (in the case of flip-chip bonding) and chances of

electrical discontinuity (in the case of screen-printing). With suitable thermal management and embedding the chip between two layers of pre-patterned electrical connection it is possible to overcome the bonding related issues. While much has been done to realize UTCs, the stress induced effects and related models are scarcely researched. A major reason behind the success of Si technology was the availability of accurate models to predict device response. However, this is challenging in the case of UTCs as they experience stress because of external bending. The modelling and simulation of devices on UTCs has not received sufficient attention and this will pose major challenge to the circuit designers. The cost of fabrication of UTCs is also argued as an area that requires attention, especially when they are realized from SOI wafer. However, with mass manufacturing of UTCs the costs will come down and this is likely to be a non-issue. In conclusion, despite many challenges the UTCs hold great promise for advances in many areas where high-performance flexible or conformable electronics are needed.

ACKNOWLEDGEMENTS

Authors are thankful to the support received from James Watt Nanofabrication Centre (JWNC) and Electronics Systems Design Centre (ESDC). This work was supported in part by the European Commission under Grant Agreements PITN-GA-2012-317488-CONTEST, EPSRC Engineering Fellowship for Growth – PRINTSKIN (EP/M002527/1), and EPSRC First Grant (EP/M002519/1).

AUTHORS CONTRIBUTIONS

S.G. and W.T.N. contributed equally to this work. L.L. and R.D. oversaw all research phases. In addition, R.D. led the preparation of the manuscript and contributed to modifications of the overall text.

ADDITIONAL INFORMATION

Competing interests: The authors declare no competing financial interests.

Publisher's note: Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

REFERENCES

1. Martiradonna, L. Implantable devices: a solid base. *Nat. Mater.* **14**, 962–962 (2015).
2. Hu, J. Overview of flexible electronics from ITRI's viewpoint in *IEEE VTS*. In *84th IEEE* (Santa Cruz, USA, 2010).
3. Cheng, I. C. & Wagner, S. Overview of flexible electronics technology. In *Flexible Electronics* (eds Alberto Salleo & William S. Wong) 1–28 (Springer, Boston, USA, 2009).
4. Das, R. & Harrop, P. Printed, Organic & Flexible Electronics: Forecasts, Players & Opportunities 2013–2023. *Cambridge: IDTechEx* (2013).
5. Bandyopadhyay, D. & Sen, J. Internet of things: applications and challenges in technology and standardization. *Wirel. Pers. Commun.* **58**, 49–69 (2011).
6. Yu, K. J., Yan, Z., Han, M. & Rogers, J. A. Inorganic semiconducting materials for flexible and stretchable electronics. *npj Flex. Electron.* **1**, 4 (2017).
7. Park, S., Vosguerichian, M. & Bao, Z. A review of fabrication and applications of carbon nanotube film-based flexible electronics. *Nanoscale* **5**, 1727–1752 (2013).
8. Polat, E. O. et al. Synthesis of large area graphene for high performance in flexible optoelectronic devices. *Sci. Rep.* **5**, 16744 (2015).
9. Novoselov, K. S. et al. A roadmap for graphene. *Nature* **490**, 192–200 (2012).
10. Baca, A. J. et al. Semiconductor wires and ribbons for high-performance flexible electronics. *Angew. Chem. Int. Ed.* **47**, 5524–5542 (2008).
11. Zhou, H. et al. Fast flexible electronics with strained silicon nanomembranes. *Sci. Rep.* **3**, 1291 (2013).
12. He, J., Nuzzo, R. G. & Rogers, J. A. Inorganic materials and assembly techniques for flexible and stretchable electronics. *Proceed. IEEE* **103**, 619–632 (2015).
13. Dahiya, R. & Gennaro, S. Bendable ultra-thin chips on flexible foils. *IEEE Sens. J.* **13**, 4030–4037 (2013).
14. Khan, S. et al. Flexible FETs using ultrathin Si microwires embedded in solution processed dielectric and metal layers. *J. Micromech. Microeng.* **25**, 125019 (2015).
15. Sun, Y. & Rogers, J. A. Inorganic semiconductors for flexible electronics. *Adv. Mater.* **19**, 1897–1916 (2007).

16. Khan, S., Lorenzelli, L. & Dahiya, R. Technologies for printing sensors and electronics over large flexible substrates: a review. *IEEE Sens. J.* **15**, 3164–3185 (2015).
17. Tok, J. B. H. & Bao, Z. Recent advances in flexible and stretchable electronics, sensors and power sources. *Sci. China Chem.* **55**, 718–725 (2012).
18. Sekitani, T. & Someya, T. Stretchable, large-area organic electronics. *Adv. Mater.* **22**, 2228–2246 (2010).
19. Green, M. A. Thin-film solar cells: review of materials, technologies and commercial status. *J. Mater. Sci.: Mater. Electron.* **18**, 15–19 (2007).
20. Rolf, B. Review of layer transfer processes for crystalline thin-film silicon solar cells. *Jpn. J. Appl. Phys.* **40**, 4431 (2001).
21. Hussain, A. M. & Hussain, M. M. CMOS-technology-enabled flexible and stretchable electronics for internet of everything applications. *Adv. Mater.* **28**, 4219–4249 (2015).
22. Kim, D. H. et al. Stretchable and foldable silicon integrated circuits. *Science* **320**, 507–511 (2008).
23. Pei, Z. J., Fisher, G. R. & Liu, J. Grinding of silicon wafers: a review from historical perspectives. *Int. J. Mach. Tools Manuf.* **48**, 1297–1307 (2008).
24. Abgrall, P. & Gue, A. Lab-on-chip technologies: making a microfluidic network and coupling it into a complete microsystem—a review. *J. Micromech. Microeng.* **17**, 15–49 (2007).
25. Crabb, R. & Treble, F. Thin silicon solar cells for large flexible arrays. *Nature* **213**, 1223–1224 (1967).
26. Lasky, J., Stiffler, S., White, F. & Abernathy, J. Silicon-on-insulator (SOI) by bonding and etch-back. In *IEEE IEDM*. 684–687 (IEEE, Washington DC, USA, 1985).
27. Bong, J. H. et al. A quantitative strain analysis of a flexible single-crystalline silicon membrane. *Appl. Phys. Lett.* **110**, 033105 (2017).
28. Dang, W., Vinciguerra, V., Lorenzelli, L. & Dahiya, R. Printable stretchable interconnects. *Flex. Print. Electron.* **2**, 013003 (2017).
29. Wacker, N. et al. Stress analysis of ultra-thin silicon chip-on-foil electronic assembly under bending. *Semicond. Sci. Technol.* **29**, 095007 (2014).
30. De Wolf, I. Micro-Raman spectroscopy to study local mechanical stress in silicon integrated circuits. *Semicond. Sci. Technol.* **11**, 139 (1996).
31. Fedorchenko, A. I., Wang, A.-B. & Cheng, H. H. Thickness dependence of nanofilm elastic modulus. *Appl. Phys. Lett.* **94**, 152111 (2009).
32. Radhakrishnan, H. S. et al. Improving the quality of epitaxial foils produced using a poroussilicon-based layer transfer process for high-efficiency thin-film crystalline silicon solar cells. *IEEE J. Photovolt.* **4**, 70–77 (2014).
33. Hsueh, C., Lee, S. & Chuang, T. J. An alternative method of solving multilayer bending problems. *J. Appl. Mech.* **70**, 151–153 (2003).
34. Vilouras, A., Heidari, H., Gupta, S. & Dahiya, R. Modeling of CMOS devices and circuits on flexible ultrathin chips. *IEEE Trans. Electron. Devices* **64**, 1–9 (2017).
35. Gupta, S. et al. Device modelling for bendable Piezoelectric FET-based touch sensing system. *IEEE Trans. Circuits Syst. I-Reg. Pap.* **63**, 2200–2208 (2016).
36. Heidari, H., Wacker, N. & Dahiya, R. Bending induced electrical response variations in ultra-thin flexible chips and device modeling. *Appl. Phys. Rev.* **4**, 031101 (2017).
37. Ju, Y. & Goodson, K. Phonon scattering in silicon films with thickness of order 100 nm. *Appl. Phys. Lett.* **74**, 3005–3007 (1999).
38. Klaassen, D. B. M. A unified mobility model for device simulation—II. Temperature dependence of carrier mobility and lifetime. *Solid-State Electron.* **35**, 961–967 (1992).
39. Wolpert, D. & Ampadu, P. *Temperature effects in semiconductors*. In *Managing Temperature Effects in Nanoscale Adaptive Systems*, 15–33 (Springer, New York, USA, 2012).
40. Yu, E., Wang, D., Kim, S. & Przekwas, A. Active cooling of integrated circuits and optoelectronic devices using a micro configured thermoelectric and fluidic system. In *IEEE ITherm*, 134–139 (IEEE, Las Vegas, USA, 2000).
41. Hidrovo, C. H. & Goodson, K. E. Active Microfluidic Cooling of Integrated Circuits. *Electrical, Optical, and Thermal Interconnections for 3D Integrated Systems* (eds J. Meindl & M. Bakir) 293–330 (Boston, USA, 2008).
42. Green, M. A. & Keevers, M. J. Optical properties of intrinsic silicon at 300 K. *Prog. Photo.: Res. Appl.* **3**, 189–192 (1995).
43. Rojas, J. P., Sevilla, G. A. T. & Hussain, M. M. Can we build a truly high performance computer which is flexible and transparent? *Sci. Rep.* **3**, 2609 (2013).
44. Green, M. A. Lambertian light trapping in textured solar cells and light-emitting diodes: analytical solutions. *Prog. Photo.: Res. Appl.* **10**, 235–241 (2002).
45. Weber, K. et al. 17% efficient thin film silicon solar cell by liquid phase epitaxy. In *IEEE PSVC*. 1391–1393 (IEEE, Waikoloa, USA, 1994).
46. Navaraj, W. R. T. & Kumar, A. Simulation and optimization of n-type PERL silicon solar cell structure. *J. Nano-Electron. Phys.* **3**, 1127 (2011).
47. Navaraj, W. T., Yadav, B. K. & Kumar, A. Optoelectronic simulation and optimization of unconstrained four terminal amorphous silicon/crystalline silicon tandem solar cell. *J. Comp. Electron.* **15**, 287–294 (2016).
48. Jerram, P. et al. Back-thinned CMOS sensor optimization in *Proc. SPIE*. 759813 (San Francisco, USA, 2010).
49. Dogiamis, G. C., Hosticka, B. J. & Grabmaier, A. Investigations on an ultra-thin bendable monolithic Si CMOS image sensor. *IEEE Sens. J.* **13**, 3892–3900 (2013).
50. Majeed, B. et al. Microstructural, mechanical, fractural and electrical characterization of thinned and singulated silicon test die. *J. Micromech. Microeng.* **16**, 1519 (2006).
51. Hassan, M. U. et al. Anomalous stress effects in ultra-thin silicon chips on foil. In *IEEE IEDM*. 1–4 (IEEE, Baltimore, USA, 2009).
52. Mizushima, Y. et al. Behavior of copper contamination on backside damage for ultra-thin silicon three dimensional stacking structure. *Microelectron. Eng.* **167**, 23–31 (2017).
53. Teh, W. H., Boning, D. S. & Welsch, R. E. Multi-strata stealth dicing before grinding for singulation-defects elimination and die strength enhancement: experiment and simulation. *IEEE Trans. Semicond. Manufac.* **28**, 408–423 (2015).
54. Morcom, W. R. et al. Self-supported ultra thin silicon wafer process. US patent 6162702 A (2000).
55. Steve, R. & Robert, P. A review of focused ion beam applications in microsystem technology. *J. Micromech. Microeng.* **11**, 287 (2001).
56. Sevilla, G. A. T. et al. Flexible and semi-transparent thermoelectric energy harvesters from low cost bulk silicon (100). *Small* **9**, 3916–3921 (2013).
57. Schander, A. et al. Design and fabrication of novel multi-channel floating neural probes for intracortical chronic recording. *Sens. Actuator A-Phys.* **247**, 125–135 (2016).
58. Braley, C. et al. Si exfoliation by MeV proton implantation. *Nucl. Instr. Meth. Phys. Res.* **277**, 93–97 (2012).
59. Shahrjerdi, D. & Bedell, S. W. Extremely flexible nanoscale ultrathin body silicon integrated circuits on plastic. *Nano Lett.* **13**, 315–320 (2012).
60. Kovacs, G. T. A., Maluf, N. I. & Petersen, K. E. Bulk micromachining of silicon. *Proceed. IEEE* **86**, 1536–1551 (1998).
61. Tea, N. H. et al. Hybrid postprocessing etching for CMOS-compatible MEMS. *J. Micro Syst.* **6**, 363–372 (1997).
62. Merlos, A. et al. TMAH/IPA anisotropic etching characteristics. *Sens. Actuator A-Phys.* **37–38**, 737–743 (1993).
63. Yonehara, T., Sakaguchi, K. & Sato, N. Epitaxial layer transfer by bond and etch back of porous Si. *Appl. Phys. Lett.* **64**, 2108–2110 (1994).
64. Zimmermann, M. et al. A Seamless Ultra-Thin Chip Fabrication and Assembly Process. In *IEEE IEDM*. 1-3 (IEEE, San Francisco, USA, 2006).
65. Angelopoulos, E. & Kaiser, A. *Epitaxial Growth and Selective Etching Techniques In Ultra-thin Chip Technology and Applications* (ed. Joachim Burghartz), 53–60 (Springer, New York, USA, 2011).
66. Villard, P. et al. A low-voltage mixed-mode CMOS/SOI integrated circuit for 13.56 MHz RFID applications. In *IEEE Inter. SOI Conf.* 163–164 (IEEE, Williamsburg, USA, 2002).
67. Shahidi, G. G. SOI technology for the GHz era. In *Int. Symp. on VLSI-TSA*. 11–14 (IEEE, Hsinchu, Taiwan, 2001).
68. Patton, G. L. New game-changing product applications enabled by SOI. In *IEEE S3S*. 1-1 (IEEE, Rohnert Park, USA, 2015).
69. McIntyre, H. et al. Design of the two-core x86-64 AMD “Bulldozer” module in 32 nm SOI CMOS. *IEEE J. Solid-State Circuits* **47**, 164–176 (2012).
70. Segovia, J. A., Fernández-Bolaños, M. & Quero, J. M. A novel suspended gate MOSFET pressure sensor. In *Proc. SPIE*. 363–370 (Sevilla, Spain, 2005).
71. Menard, E. et al. A printable form of silicon for high performance thin film transistors on plastic substrates. *Appl. Phys. Lett.* **84**, 5398–5400 (2004).
72. Ahn, J. H. et al. High-speed mechanically flexible single-crystal silicon thin-film transistors on plastic substrates. *IEEE Electron. Device Lett.* **27**, 460–462 (2006).
73. Menard, E., Nuzzo, R. G. & Rogers, J. A. Bendable single crystal silicon thin film transistors formed by printing on plastic substrates. *Appl. Phys. Lett.* **86**, 093507 (2005).
74. Zhu, Z. T. et al. Spin on dopants for high-performance single-crystal silicon transistors on flexible plastic substrates. *Appl. Phys. Lett.* **86**, 133507 (2005).
75. Yuan, H. C., Qin, G., Celler, G. K. & Ma, Z. Bendable high-frequency microwave switches formed with single-crystal silicon nanomembranes on plastic substrates. *Appl. Phys. Lett.* **95**, 043109 (2009).
76. Sun, L. et al. Flexible high-frequency microwave inductors and capacitors integrated on a polyethylene terephthalate substrate. *Appl. Phys. Lett.* **96**, 013509 (2010).
77. Guoxuan, Q. et al. Flexible microwave PIN diodes and switches employing transferrable single-crystal Si nanomembranes on plastic substrates. *J. Phys. D: Appl. Phys.* **42**, 234006 (2009).
78. Qin, G. et al. RF characterization of gigahertz flexible silicon thin-film transistor on plastic substrates under bending conditions. *IEEE Electron. Device Lett.* **34**, 262–264 (2013).
79. Yuan, H. C. & Ma, Z. Microwave thin-film transistors using Si nanomembranes on flexible polymer substrate. *Appl. Phys. Lett.* **89**, 212105 (2006).

80. Hwang, G. T. et al. In vivo silicon-based flexible radio frequency integrated circuits monolithically encapsulated with biocompatible liquid crystal polymers. *ACS Nano* **7**, 4545–4553 (2013).
81. Dekker, R. CIRCONFLEX: An Ultra-thin and flexible technology for RF-ID tags, In *IEEE EMPC*. 268–271 (IEEE, Brugge, Belgium, 2005).
82. Beernink, K. & Guha, S. et al. Lightweight, flexible solar cells on stainless steel foil and polymer for space and stratospheric applications, NASA/CP 214494, 54 (2007).
83. Hu, M. et al. Flexible transparent PES/silver nanowires/PET sandwich-structured film for high-efficiency electromagnetic interference shielding. *Langmuir* **28**, 7101–7106 (2012).
84. Legnani, C. et al. Bacterial cellulose membrane as flexible substrate for organic light emitting devices. *Thin. Solid Films* **517**, 1016–1020 (2008).
85. Moreno, S. et al. Biocompatible collagen films as substrates for flexible implantable electronics. *Adv. Electron. Mater.* **1**, 1500154 (2015).
86. Liu, Y. et al. Flexible organic light emitting diodes fabricated on biocompatible silk fibroin substrate. *Semicond. Sci. Technol.* **30**, 104004 (2015).
87. Harman, G. *Wire Bonding in Microelectronics*. (McGraw Hill Professional, New York, USA, 2009).
88. Harman, G. G. & Albers, J. The ultrasonic welding mechanism as applied to aluminum-and gold-wire bonding in microelectronics. *IEEE Trans. Parts, Hybrids, Packag.* **13**, 406–412 (1977).
89. Banda, C. et al. Flip chip assembly of thinned silicon die on flex substrates. *IEEE Trans. Electron. Packag. Manuf.* **31**, 1–8 (2008).
90. Kallmayer, C. et al. Reliability investigations for flip-chip on flex using different solder materials. In *IEEE ECTC*. 303–310 (IEEE, Las Vegas, USA, 1998).
91. Feil, M. et al. The challenge of ultra thin chip assembly. In *IEEE ECTC*. 35–40 (IEEE, Las Vegas, USA, 2004).
92. Van Hal, R., Eijkel, J. & Bergveld, P. A novel description of ISFET sensitivity with the buffer capacity and double-layer capacitance as key parameters. *Sens. Actuator B-Chem.* **24**, 201–205 (1995).
93. Dahiya, R., Adami, A., Collini, C. & Lorenzelli, L. POSFET tactile sensing arrays using CMOS technology. *Sens. Actuator A-Phys.* **202**, 226–232 (2013).
94. Christiaens, W., Bosman, E. & Vanfleteren, J. UTCP: a novel polyimide-based ultra-thin chip packaging technology. *IEEE Trans. Comp. Packag. Technol.* **33**, 754–760 (2010).
95. Sterken, T. et al. Ultra-Thin Chip Package (UTCP) and stretchable circuit technologies for wearable ECG system. In *IEEE EMBC*. 6886–6889 (IEEE, Las Vegas, USA, 2011).
96. Hu, D. C. & Chen, H. C. Temperature and humidity effects on adhesion of polyimide film to a silicon substrate. *J. Adhes. Sci. Technol.* **6**, 527–536 (1992).
97. Chowdhury, I. et al. On-chip cooling by superlattice-based thin-film thermoelectrics. *Nat. Nanotechnol.* **4**, 235–238 (2009).
98. Ghoneim, M. T. et al. Enhanced cooling in mono-crystalline ultra-thin silicon by embedded micro-air channels. *APL Adv.* **5**, 127115 (2015).
99. Al-Waaly, A. A., Paul, M. C. & Dobson, P. Liquid cooling of non-uniform heat flux of a chip circuit by subchannels. *Appl. Therm. Eng.* **115**, 558–574 (2017).
100. Bunyan, M. H. Double-side thermally conductive adhesive tape for plastic-packaged electronic components. US patent 20020012762 A1 (2002).
101. Han, N. et al. Improved heat dissipation in gallium nitride light-emitting diodes with embedded graphene oxide pattern. *Nat. Commun.* **4**, 1452 (2013).
102. Perelaer, J., de Gans, B. J. & Schubert, U. S. Ink-jet printing and microwave sintering of conductive silver tracks. *Adv. Mater.* **18**, 2101–2104 (2006).
103. Dang, W., Vinciguerra, V., Lorenzelli, L. & Dahiya, R. Metal-organic dual layer structure for stretchable interconnects. *Procedia Eng.* **168**, 1559–1562 (2016).
104. Califórnia, A. et al. Silver grid electrodes for faster switching ITO free electrochromic devices. *Sol. Energ. Mat. Sol. Cells* **153**, 61–67 (2016).
105. Liao, C. et al. Flexible organic electronics in biology: materials and devices. *Adv. Mater.* **27**, 7493–7527 (2015).
106. Vyas, R. et al. Inkjet printed, self powered, wireless sensors for environmental, gas, and authentication-based sensing. *IEEE Sens. J.* **11**, 3139–3152 (2011).
107. Yogeswaran, N. et al. New materials and advances in making electronic skin for interactive robots. *Adv. Robot.* **29**, 1359–1373 (2015).
108. Kobayashi, N., Sasaki, M. & Nomoto, K. Stable peri-xanthenoxanthene thin-film transistors with efficient carrier injection. *Chem. Mater.* **21**, 552–556 (2009).
109. Fukuda, K. et al. Fully solution-processed flexible organic thin film transistor arrays with high mobility and exceptional uniformity. *Sci. Rep.* **4**, 3947 (2014).
110. Park, S. K., Jackson, T. N., Anthony, J. E. & Mourey, D. A. High mobility solution processed 6, 13-bis (trisopropyl-silyl ethynyl) pentacene organic thin film transistors. *Appl. Phys. Lett.* **91**, 3514 (2007).
111. Zschieschang, U. et al. Flexible low-voltage organic transistors and circuits based on a high-mobility organic semiconductor with good air stability. *Adv. Mater.* **22**, 982–985 (2010).
112. Sekitani, T., Zschieschang, U., Klauk, H. & Someya, T. Flexible organic transistors and circuits with extreme bending stability. *Nat. Mater.* **9**, 1015–1022 (2010).
113. Castellanos, R. J. et al. Tactile sensors based on conductive polymers. *Microsyst. Technol.* **16**, 765–776 (2010).
114. Chang, W. Y., Fang, T. H., Yeh, S. H. & Lin, Y. C. Flexible electronics sensors for tactile multi-touching. *Sensors* **9**, 1188–1203 (2009).
115. Chen, H. Y. et al. Highly sensitive touch panel technology for foldable AMOLED. *SID Symp. Dig. Tech. Pap.* **48**, 2052–2055 (2017).
116. Núñez, C. G., Navaraj, W. T., Polat, E. O. & Dahiya, R. Energy autonomous flexible and transparent tactile skin. *Adv. Funct. Mater.* **27**, 1606287 (2017).
117. Hammock, M. L. et al. 25th Anniversary article: the evolution of electronic skin (E-Skin): a brief history, design considerations, and recent progress. *Adv. Mater.* **25**, 5997–6038 (2013).
118. Dahiya, R., Metta, G., Valle, M. & Sandini, G. Tactile sensing—from humans to humanoids. *IEEE Trans. Robot.* **26**, 1–20 (2010).
119. Dahiya, R. et al. Directions towards effective utilization of tactile skin—a review. *IEEE Sens. J.* **13**, 4121–4138 (2013).
120. Dahiya, R. et al. PDMS residues free transfer of micro-macrostructures on flexible substrates. *Microelectron. Eng.* **136**, 57–62 (2015).
121. Dahiya, R. et al. Towards tactile sensing system on chip for robotic applications. *IEEE Sens. J.* **11**, 3216–3226 (2011).
122. Gupta, S., Heidari, H., Lorenzelli, L. & Dahiya, R. Towards bendable piezoelectric oxide semiconductor field effect transistor based touch sensor. In *IEEE ISCAS*. 345–348 (IEEE, Montreal, Canada, 2016).
123. Cannata, G. et al. Modular skin for humanoid robot systems. In *Int. Conf. Cognitive Syst.* 1 http://www.cogsys2010.ethz.ch/doc/cogsys2010_proceedings/cogsys2010_0111.pdf (Zurich, Switzerland, 2010).
124. Dahiya, R. In *Handbook of Bioelectronics: Directly Interfacing Electronics and Biological Systems* (eds Sandro Carrara & Krzysztof Iniewski) (Cambridge University Press, Cambridge, UK, 2015).
125. Navaraj, W. T. et al. Nanowire FET based neural element for robotic tactile sensing skin. *Front. Neurosci.* **11**, 501 (2017).
126. Al-Rawhani, M. A. et al. Wireless capsule for autofluorescence detection in biological systems. *Sens. Actuator B-Chem.* **189**, 203–207 (2013).
127. Burghartz, J. et al. CMOS Imager Technologies for Biomedical Applications. In *IEEE ISSCC*. 142–602 (IEEE, San Francisco, USA, 2008).
128. Kunkel, G. et al. Ultra-flexible and ultra-thin embedded medical devices on large area panels. In *IEEE ESTC*. 1–3 (IEEE, Berlin, Germany, 2010).
129. Liu, Y., Pharr, M. & Salvatore, G. A. Lab-on-skin: a review of flexible and stretchable electronics for wearable health monitoring. *ACS Nano* **11**, 9614–9635 (2017).
130. Zhao, P. et al. Development of highly-sensitive and ultra-thin silicon stress sensor chips for wearable biomedical applications. *Sens. Actuator A-Phys.* **216**, 158–166 (2014).
131. Zeng, W. et al. Fiber-based wearable electronics: a review of materials, fabrication, devices, and applications. *Adv. Mater.* **26**, 5310–5336 (2014).
132. Lauterbach, C. & Jung, S. *Integrated microelectronics for smart textiles*. In *Ambient Intelligence* (eds Werner Weber, Jan M. Rabaey & Emile Aarts), 31–47 (Springer, Berlin, Germany, 2005).
133. Veendrick, H. J. *Effects of Scaling on MOS IC Design and Consequences for the Roadmap*. In *Nanometer CMOS ICs: From Basics to ASICs*, 573–594 (Springer, Cham, Switzerland, 2017).
134. DeBenedictis, E. P. et al. Sustaining Moore's law with 3D chips. *Computer* **50**, 69–73 (2017).
135. Courtland, R. Moore's law's next step: 10 nanometers. *IEEE Spectr.* **54**, 52–53 (2017).
136. Ko, C. T. & Chen, K. N. Wafer-level bonding/stacking technology for 3D integration. *Microelectron. Reliab.* **50**, 481–488 (2010).
137. Beyne, E. 3D system integration technologies. In *IEEE VLSI-TSA*. 1–9 (IEEE, Hsinchu, Taiwan, 2006).
138. Ghoneim, M. T. et al. Thin PZT-based ferroelectric capacitors on flexible silicon for nonvolatile memory applications. *Adv. Electron. Mat.* **1**, 1500045 (2015).
139. Dahiya, R. & Valle, M. *Robotic Tactile Sensing: Technologies and System*. (Springer, 2012).
140. Tchumatchenko, T., Newman, J. P., Fong, M.-f & Potter, S. M. Delivery of continuously-varying stimuli using channelrhodopsin-2. *Front. Neural Circuits* **7**, 184 (2013).
141. Zhao, S. et al. Improved expression of halorhodopsin for light-induced silencing of neuronal activity. *Brain Cell. Biol.* **36**, 141–154 (2008).
142. Witten, I. B. et al. Cholinergic interneurons control local circuit activity and cocaine conditioning. *Science* **330**, 1677–1681 (2010).
143. Navaraj, W. T., Yogeswaran, N., Vincenzo, V. & Dahiya, R. Simulation Study of Junctionless Silicon Nanoribbon FETs for High-Performance Printable Electronics. In *IEEE ECCTD*. 1–4 (IEEE, Catania, Italy, 2017).
144. McAlinden, N. et al. Thermal and optical characterization of micro-LED probes for in vivo optogenetic neural stimulation. *Opt. Lett.* **38**, 992–994 (2013).

145. Park, S. I. et al. Soft, stretchable, fully implantable miniaturized optoelectronic systems for wireless optogenetics. *Nat. Biotechnol.* **33**, 1280 (2015).
146. Chortos, A., Liu, J. & Bao, Z. Pursuing prosthetic electronic skin. *Nat. Mater.* **15**, 937–950 (2016).
147. Ozioko, O., Taube, W., Hersh, M. & Dahiya, R. Smart Finger Braille: A tactile sensing and actuation based communication glove for deafblind people. In *IEEE ISJE*. 2014–2018 (IEEE, Edinburgh, UK, 2017).
148. Vilouras, A., Navaraj, W., Heidari, H. & Dahiya, R. Flexible Pressure Sensing System for Tongue-Based Control of Prosthetic Hands. In *IEEE Sensors*. (IEEE, Glasgow, UK, 2017).
149. Huo, X., Wang, J. & Ghovanloo, M. A magneto-inductive sensor based wireless tongue-computer interface. *IEEE Trans. Neural Syst. Rehabil. Engg.* **16**, 497–504 (2008).
150. Tajima, R. et al. Truly wearable display comprised of a flexible battery, flexible display panel, and flexible printed circuit. *J. Soc. Inf. Disp.* **22**, 237–244 (2014).
151. Ostfeld, A. E., Gaikwad, A. M., Khan, Y. & Arias, A. C. High-performance flexible energy storage and harvesting system for wearable electronics. *Sci. Rep.* **6**, 26122 (2016).
152. Pennelli, G. & Macucci, M. High-power thermoelectric generators based on nanostructured silicon. *Semicond. Sci. Tech.* **31**, 054001 (2016).
153. Fattori, F., Anglani, N., Staffell, I. & Pfenninger, S. High solar photovoltaic penetration in the absence of substantial wind capacity: storage requirements and effects on capacity adequacy. *Energy* **15**, 193–208 (2017).
154. Green, M. A. et al. Solar cell efficiency tables (version 50). *Prog. Photo.: Res. Appl.* **25**, 668–676 (2017).
155. Bedell, S. W. et al. Layer transfer by controlled spalling. *J. Phys. D: Appl. Phys.* **46**, 152002 (2013).
156. Hochbauer, T. et al. Hydrogen-implantation induced silicon surface layer exfoliation. *Philos. Mag.* **80**, 1921–1931 (2000).
157. Sekitani, T. et al. Stretchable active-matrix organic light-emitting diode display using printable elastic conductors. *Nat. Mater.* **8**, 494–499 (2009).
158. Cao, Q. et al. Medium-scale carbon nanotube thin-film integrated circuits on flexible plastic substrates. *Nature* **454**, 495–500 (2008).
159. Saxena, T. & Bellamkonda, R. V. Implantable electronics: a sensor web for neurons. *Nat. Mater.* **14**, 1190–1191 (2015).
160. Lee, J. et al. Stretchable GaAs photovoltaics with designs that enable high areal coverage. *Adv. Mater.* **23**, 986–991 (2011).
161. Ma, R. Q. et al. Flexible active-matrix OLED displays: challenges and progress. *J. Soc. Inf. Disp.* **16**, 169–175 (2008).
162. Gao, W. et al. Fully integrated wearable sensor arrays for multiplexed in situ perspiration analysis. *Nature* **529**, 509–514 (2016).
163. Kobayashi, Y., Plankensteiner, M. & Honda, M. *Thin Wafer Handling and Processing without Carrier Substrates In Ultra-thin Chip Technology and Applications* (ed Joachim Burghartz), 45–51 (Springer, New York, USA, 2011).
164. Landesberger, C., Scherbaum, S. & Bock, K. *Ultra-thin Wafer Fabrication Through Dicing-by-Thinning In Ultra-thin Chip Technology and Applications* (ed Joachim Burghartz), 33–43 (Springer, New York, USA, 2011).
165. Hussain, A. M., Shaikh, S. F. & Hussain, M. M. Design criteria for XeF₂ enabled deterministic transformation of bulk silicon (100) into flexible silicon layer. *AIP Adv.* **6**, 075010 (2016).
166. Höchbauer, T. *On the mechanisms of hydrogen implantation induced silicon surface layer cleavage*, PhD dissertation, (The Philipps University of Marburg, Germany, 2002).
167. Zimmermann, M., Burghartz, J., Appel, W. & Harendt, C. *Fabrication of Ultra-thin Chips Using Silicon Wafers with Buried Cavities*. In *Ultra-thin Chip Technology and Applications* (ed. Joachim Burghartz), 69–77 (Springer, New York, USA, 2011).
168. Burghartz, J. *Silicon-on-Insulator (SOI) Wafer-Based Thin-Chip Fabrication*. In *Ultra-thin Chip Technology and Applications* (ed. Joachim Burghartz), 61–67 (Springer, New York, USA, 2011).
169. Prasad, C. et al. Transistor reliability characterization and comparisons for a 14 nm tri-gate technology optimized for System-on-Chip and foundry platforms. In *IEEE IRPS*. 4B-5-1-4B-5-8 (IEEE, Pasadena, USA, 2016).
170. Stellari, F. et al. Self-heating measurement of 14-nm FinFET SOI transistors using 2-D time-resolved emission. *IEEE Trans. Electron. Devices* **63**, 2016–2022 (2016).
171. Hatalis, M. K. & Greve, D. W. High-performance thin-film transistors in low-temperature crystallized LPCVD amorphous silicon films. *IEEE Electron. Device Lett.* **8**, 361–364 (1987).
172. Rieutort-Louis, W. et al. Current gain of amorphous silicon thin-film transistors above the cutoff frequency. In *IEEE DRC*. 273–274 (IEEE, Santa Barbara, USA, 2014).
173. Wang, R. et al. InGa_{0.5}N channel high-electron-mobility transistors with InAlGa_{0.5}N barrier and $f_{T/f_{max}}$ of 260/220 GHz. *Appl. Phys. Express* **6**, 016503 (2012).
174. Zhang, L. Q. et al. Low-temperature Ohmic contact formation in GaN high electron mobility transistors using microwave annealing. *IEEE Electron. Device Lett.* **36**, 896–898 (2015).
175. Droopad, R. et al. In_{0.75}Ga_{0.25}As channel layers with record mobility exceeding 12,000 cm²/Vs for use in high-k dielectric NMOSFETs. *Solid-State Electron.* **50**, 1175–1177 (2006).
176. Wang, C. et al. Self-aligned, extremely high frequency III–V metal-oxide-semiconductor field-effect transistors on rigid and flexible substrates. *Nano Lett.* **12**, 4140–4145 (2012).
177. Wang, J. et al. High Mobility MoS₂ transistor with low Schottky barrier contact by using atomic thick h-BN as a tunneling layer. *Adv. Mater.* **28**, 8302–8308 (2016).
178. Wu, W. et al. High mobility and high on/off ratio field-effect transistors based on chemical vapor deposited single-crystal MoS₂ grains. *Appl. Phys. Lett.* **102**, 142106 (2013).
179. Das, S., Chen, H.-Y., Penumatcha, A. V. & Appenzeller, J. High performance multilayer MoS₂ transistors with scandium contacts. *Nano Lett.* **13**, 100–105 (2013).
180. Cheng, R. et al. Few-layer molybdenum disulfide transistors and circuits for high-speed flexible electronics. *Nat. Commun.* **5**, 5143 (2014).
181. Liu, X. et al. High performance field-effect transistor based on multilayer tungsten disulfide. *ACS Nano* **8**, 10396–10402 (2014).
182. Georgiou, T. et al. Vertical field-effect transistor based on graphene-WS₂ heterostructures for flexible and transparent electronics. *Nat. Nanotechnol.* **8**, 100–103 (2013).
183. Zhang, Y. et al. High mobility multibit nonvolatile memory elements based organic field effect transistors with large hysteresis. *Org. Electron.* **35**, 53–58 (2016).
184. Yu, J., Yu, X., Zhang, L. & Zeng, H. Ammonia gas sensor based on pentacene organic field-effect transistor. *Sens. Actuatur B-Chem.* **173**, 133–138 (2012).
185. Kitamura, M. & Arakawa, Y. High Frequency Operation (>10 MHz) in Pentacene Thin-Film Transistors. In *AIP Conf. Proc.* 883–884 (Seoul, Korea, 2011).
186. Meric, I. et al. Channel length scaling in graphene field-effect transistors studied with pulsed current–voltage measurements. *Nano Lett.* **11**, 1093–1097 (2011).
187. Wang, L. et al. One-dimensional electrical contact to a two-dimensional material. *Science* **342**, 614–617 (2013).
188. Lin, Y. M. et al. 100-GHz transistors from wafer-scale epitaxial graphene. *Science* **327**, 662–662 (2010).
189. Sevilla, G. A. T. et al. High performance high-k/metal gate complementary metal oxide semiconductor circuit element on flexible silicon. *Appl. Phys. Lett.* **108**, 94–102 (2016).
190. Richter, H. et al. Technology and design aspects of ultra-thin silicon chips for bendable electronics. In *IEEE ICICDT*. 149–154 (IEEE, Austin, USA, 2009).
191. Jiun, H. H., Ahmad, I., Jalar, A. & Omar, G. Effect of wafer thinning methods towards fracture strength and topography of silicon die. *Microelectron. Reliab.* **46**, 836–845 (2006).
192. Maeda, N. et al. Development of sub 10- μ m ultra-thinning technology using device wafers for 3D manufacturing of terabit memory. In *IEEE VLSIT*. 105–106 (IEEE, Honolulu, USA, 2010).
193. Shinsho, K. et al. Evaluation of monolithic silicon-on-insulator pixel devices thinned to 100 μ m. In *IEEE NSS/MIC* 646–649 (IEEE, Knoxville, USA, 2010).
194. Takyu, S., Sagara, J. & Kurosawa, T. A study on chip thinning process for ultra thin memory devices. In *IEEE ECTC*. 1511–1516 (IEEE, Lake Buena Vista, USA, 2008).
195. Yoo, H. Dicing before grinding process for preparation of semiconductor. US patent 20120040510 A1 (2012).
196. Kazmi, S. N. R., Salm, C. & Schmitz, J. Deep reactive ion etching of in situ boron doped LPCVD Ge_{0.7}Si_{0.3} using SF₆ and O₂ plasma. *Microelectron. Eng.* **110**, 311–314 (2013).
197. Sivaram, S., Agarwal, A., Herner, S. B. & Petti, C. J. Method to form a photovoltaic cell comprising a thin lamina. (2010).
198. Shahrjerdi, D. et al. High-efficiency thin-film InGaP/InGaAs/Ge tandem solar cells enabled by controlled spalling technology. *Appl. Phys. Lett.* **100**, 053901 (2012).
199. Wang, S. et al. Large-area free-standing ultrathin single-crystal silicon as processable materials. *Nano Lett.* **13**, 4393–4398 (2013).
200. Burghartz, J., Appel, W., Rempp, H. D. & Zimmermann, M. A new fabrication and assembly process for ultrathin chips. *IEEE Trans. Electron. Devices* **56**, 321–327 (2009).
201. Dekker, R. et al. A 10 μ m thick RF-ID tag for chip-in-paper applications. In *IEEE BCTM*. 18–21 (IEEE, Santa Barbara, USA, 2005).
202. Yun, D. J., Lim, S. H., Lee, T. W. & Rhee, S. W. Fabrication of the flexible pentacene thin-film transistors on 304 and 430 stainless steel (SS) substrate. *Org. Electron.* **10**, 970–977 (2009).
203. Seth, A. et al. Growth and characterization of CdTe by close spaced sublimation on metal substrates. *Sol. Energy Mater. Sol. Cells* **59**, 35–49 (1999).
204. Kolahchi, A. R., Aiji, A. & Carreau, P. J. Improvement of PET surface hydrophilicity and roughness through blending In *AIP Conf. Proceed.* (ed. Sadhan C. Jana) 030001 (AIP Publishing, Cleveland, Ohio, USA, 2015).

205. Wohl, C. J., Belcher, M. A., Ghose, S. & Connell, J. W. Modification of the surface properties of polyimide films using polyhedral oligomeric silsesquioxane deposition and oxygen plasma exposure. *Appl. Surf. Sci.* **255**, 8135–8144 (2009).
206. Johnston, I., McCluskey, D., Tan, C. & Tracey, M. Mechanical characterization of bulk Sylgard 184 for microfluidics and microengineering. *J. Micromech. Microeng.* **24**, 035017 (2014).
207. Tang, J. et al. Highly stretchable electrodes on wrinkled polydimethylsiloxane substrates. *Sci. Rep.* **5**, 16527 (2015).
208. Achyuthan, K. et al. Parylene C Aging Studies. 1–42 (Sandia National Laboratories, Albuquerque, NM (USA), 2014).
209. Chang, T. Y. et al. Cell and protein compatibility of parylene-C surfaces. *Langmuir* **23**, 11718–11725 (2007).
210. Kaiju, H., Basheer, N., Kondo, K. & Ishibashi, A. Surface roughness and magnetic properties of Ni and Ni₇₈Fe₂₂ thin films on polyethylene naphthalate organic substrates. *IEEE Trans. Magn.* **46**, 1356–1359 (2010).
211. Starosta, W., Wawszczak, D. & Buczkowski, M. PEN as a material for particle track membranes. 98–99 (IAEA, Warsaw, Poland, 1998).
212. Wenger, M. P., Bozec, L., Horton, M. A. & Mesquida, P. Mechanical properties of collagen fibrils. *Biophys. J.* **93**, 1255–1263 (2007).
213. Jiang, C. et al. Mechanical properties of robust ultrathin silk fibroin films. *Adv. Funct. Mater.* **17**, 2229–2237 (2007).
214. Baimark, Y., Srisa-ard, M. & Srihanam, P. Morphology and thermal stability of silk fibroin/starch blended microparticles. *Express Polym. Lett.* **4**, 781–789 (2010).
215. Elahi, M. F., Guan, G., Wang, L. & King, M. W. Influence of layer-by-layer polyelectrolyte deposition and EDC/NHS activated heparin immobilization onto silk fibroin fabric. *Materials* **7**, 2956–2977 (2014).
216. Saravanan, D. Spider silk-structure, properties and spinning. *J. Text. Appar. Technol. Manag.* **5**, 1–20 (2006).



Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2018