# Field-Programmable Gate-Array (FPGA) Implementation of Low-Density Parity-Check (LDPC) Decoder in Digital Video Broadcasting - Second Generation Satellite (DVB-S2) 

A Thesis Submitted to the
College of Graduate Studies and Research
in Partial Fulfillment of the Requirements for the degree of Master of Science in the Department of Electrical and Computer Engineering

University of Saskatchewan
Saskatoon, Saskatchewan, Canada

By
Kung Chi Cinnati Loi
© Kung Chi Cinnati Loi, August 2010. All rights reserved.

## Permission to Use

In presenting this thesis in partial fulfilment of the requirements for a Postgraduate degree from the University of Saskatchewan, I agree that the Libraries of this University may make it freely available for inspection. I further agree that permission for copying of this thesis in any manner, in whole or in part, for scholarly purposes may be granted by the professor or professors who supervised my thesis work or, in their absence, by the Head of the Department or the Dean of the College in which my thesis work was done. It is understood that any copying or publication or use of this thesis or parts thereof for financial gain shall not be allowed without my written permission. It is also understood that due recognition shall be given to me and to the University of Saskatchewan in any scholarly use which may be made of any material in my thesis.

Requests for permission to copy or to make other use of material in this thesis in whole or part should be addressed to:

Department of Electrical and Computer Engineering
University of Saskatchewan
57 Campus Drive
Saskatoon, Saskatchewan
Canada, S7N 5A9

## Abstract

In recent years, LDPC codes are gaining a lot of attention among researchers. Its nearShannon performance combined with its highly parallel architecture and lesser complexity compared to Turbo-codes has made LDPC codes one of the most popular forward error correction (FEC) codes in most of the recently ratified wireless communication standards. This thesis focuses on one of these standards, namely the DVB-S2 standard that was ratified in 2005.

In this thesis, the design and architecture of a FPGA implementation of an LDPC decoder for the DVB-S2 standard are presented. The decoder architecture is an improvement over others that are published in the current literature. Novel algorithms are devised to use a memory mapping scheme that allows for 360 functional units (FUs) used in decoding to be implemented using the Sum-Product Algorithm (SPA). The functional units (FU) are optimized for reduced hardware resource utilization on a FPGA with a large number of configurable logic blocks (CLBs) and memory blocks. A novel design of a parity-check module ( PCM ) is presented that verifies the parity-check equations of the LDPC codes. Furthermore, a special characteristic of five of the codes defined in the DVB-S2 standard and their influence on the decoder design is discussed.

Three versions of the LDPC decoder are implemented, namely the $360-\mathrm{FU}$ decoder, the 180-FU decoder and the hybrid 360/180-FU decoder. The decoders are synthesized for two FPGAs. A Xilinx Virtex-II Pro family FPGA is used for comparison purposes and a Xilinx Virtex-6 family FPGA is used to demonstrate the portability of the design. The synthesis results show that the hardware resource utilization and minimum throughput of the decoders presented are competitive with a DVB-S2 LDPC decoder found in the current literature that also uses FPGA technology.

## Acknowledgements

The project is supported by the Natural Sciences and Engineering Research Council of Canada and SED Systems Inc., a division of Calian Ltd., Saskatoon, SK, Canada. I would like to thank my supervisor, Dr. Seok-Bum Ko, for his support in this project. In the beginning of my M.Sc. program, he gave me a lot of freedom in the topic selection, and supported and guided me in every decision that I made along the way. Even when he was away he constantly touched base with me to make sure everything is going well. Without Dr. Ko's support, this project would not have been possible. I would also like to thank my supervisor at SED Systems, Mr. Dave Armstrong, and all other SED Systems employees for their help while I researched at SED Systems. Special thanks for Prof. Dave Dodds and Mr. Dennis Akins for setting up the project with SED Systems. Thanks to all the professors at the University of Saskatchewan who have supported me and their instruction, help and inspiration during my studies. Also, thanks to Dr. J. C. Lo for his input on the PCM design. Finally, a big thanks to my parents, friends and family for their moral support throughout the years.

## Contents

Permission to Use ..... i
Abstract ..... ii
Acknowledgements ..... iii
Contents ..... iv
List of Tables ..... vi
List of Figures ..... vii
List of Abbreviations ..... viii
1 Introduction ..... 1
1.1 Literature Review of DVB-S2 LDPC Decoders ..... 2
1.2 Motivation ..... 7
1.3 Description of the Problem and Major Contributions ..... 9
1.4 Organization of Thesis ..... 10
2 Background Information ..... 11
2.1 Architecture of Target FPGA ..... 11
2.2 Review of Linear Block Codes ..... 15
2.3 LDPC Codes in DVB-S2 Standard ..... 24
3 Architecture of DVB-S2 LDPC Decoder ..... 33
3.1 Architecture of the Decoder ..... 33
3.2 Architecture of the RAM and the ROM. ..... 38
3.2.1 Memory Mapping Scheme ..... 39
3.2.2 Generation of ROM Coefficient ..... 47
3.2.3 Function and Architecture of the Shuffle Network ..... 48
3.2.4 Special Case of Code Rates in Short Frames ..... 51
3.3 Architecture of the Functional Units ..... 53
3.3.1 Implementation of the $\psi$ Function ..... 56
3.3.2 Usage and Design of the SUM FIFO ..... 61
3.3.3 LLR Value Update ..... 63
3.3.4 The Initialization Step ..... 64
3.4 Architecture of the Parity Check Module ..... 65
3.5 Architecture of the LLR and Decoded Message Buffers ..... 72
3.6 Architecture of the 180-FU and Hybrid 360/180-FU Decoders ..... 74
4 Results and Discussion ..... 79
4.1 Synthesis Results ..... 79
4.2 Throughput Comparison ..... 81
4.3 Simulation Results ..... 85
5 Conclusion ..... 87
References ..... 90
A The Encoding and Decoding of a Simple Linear Systematic Block Code ..... 94
B Values from Annex B and C of the DVB-S2 Standard ..... 99

## List of Tables

2.1 The values of $p$ values in DVB-S2 LDPC codes ..... 26
3.1 Description of the Inputs and Outputs of the Decoder ..... 34
3.2 RAM size of all the block length and code rates in DVB-S2 ..... 41
3.3 row, shift and ishift coefficients in the ROM of the example ..... 50
3.4 Row Weight of submatrix A of Problematic Code Rates ..... 52
$3.5 \quad \psi$ Function Quantization Scheme ..... 59
$3.6 \psi$ function LUT ..... 60
3.7 Compression Function LUT ..... 61
4.1 Synthesis results and comparison ..... 79
4.2 Minimum Throughput of the Decoders ..... 84
A. 1 Example of a (7,4) Linear Systematic Block Code ..... 95
A. 2 Decoding table for the $(7,4)$ linear systematic block code ..... 97
B. $1 \quad N=64800$, Code Rate $=1 / 4$ ..... 99
B. $2 \quad N=64800$, Code Rate $=1 / 3$ ..... 100
B. $3 \quad N=64800$, Code Rate $=2 / 5$ ..... 100
B. $4 \quad N=64800$, Code Rate $=1 / 2$ ..... 101
B. $5 \quad N=64800$, Code Rate $=3 / 5$ ..... 102
B. $6 \quad N=64800$, Code Rate $=2 / 3$ ..... 103
B. $7 \quad N=64800$, Code Rate $=3 / 4$ ..... 104
B. $8 \quad N=64800$, Code Rate $=4 / 5$ ..... 105
B. $9 \quad N=64800$, Code Rate $=5 / 6$ ..... 106
B. $10 N=64800$, Code Rate $=8 / 9$ ..... 107
B. $11 N=64800$, Code Rate $=9 / 10$ ..... 108
B. $12 N=16200$, Code Rate $=1 / 5$ ..... 108
B. $13 N=16200$, Code Rate $=1 / 3$ ..... 108
B. $14 N=16200$, Code Rate $=2 / 5$ ..... 109
B. $15 N=16200$, Code Rate $=4 / 9$ ..... 109
B. $16 N=16200$, Code Rate $=3 / 5$ ..... 109
B. $17 N=16200$, Code Rate $=2 / 3$ ..... 110
B. $18 N=16200$, Code Rate $=11 / 15$ ..... 110
B. $19 N=16200$, Code Rate $=7 / 9$ ..... 110
B. $20 N=16200$, Code Rate $=37 / 49$ ..... 111
B. $21 N=16200$, Code Rate $=8 / 9$ ..... 111

## List of Figures

1.1 Graph of the $\psi$ function. ..... 5
2.1 Example of a Tanner graph. ..... 28
2.2 Initialization step of SPA. ..... 29
2.3 Check node update step of SPA. ..... 31
2.4 Bit node update step of SPA. ..... 32
3.1 Inputs and Outputs of the LDPC decoder. ..... 35
3.2 Top level block diagram of LDPC decoder. ..... 35
3.3 Controller FSM state diagram. ..... 37
3.4 Edge placement and access of the Top RAM. ..... 39
3.5 Edge placement and access of the Bottom RAM ..... 40
3.6 Block diagram of functional unit. ..... 53
3.7 Block Diagram of the boxplus unit. ..... 57
3.8 Block Diagram of the boxminus unit. ..... 57
3.9 Graph of the $\psi$ function and its approximation. ..... 58
3.10 Block diagram of parity check module. ..... 68
3.11 Block diagram of the barrel shifter. ..... 69
3.12 Block diagram of ones counter. ..... 71
3.13 Diagram of splitting the RAM for 180 FU implementation. ..... 75
4.1 PER vs. SNR of the LDPC decoder. ..... 86
A. 1 An example encoder for the $(7,4)$ linear systematic block code. ..... 96
A. 2 An example decoder for the $(7,4)$ linear systematic block code. ..... 98

## List of Abbreviations

APSK - Amplitude and Phase-Shift Keying<br>ASIC - Application-Specific Integrated Circuit<br>AWGN - Additive White Gaussian Noise<br>BCH - Bose, Chaudhuri and Hocquenghem codes<br>BPSK - Binary Phase-Shift Keying<br>BS - Barrel Shifter<br>BSC - Binary Symmetric Channel<br>BRAM - Block Random-Access Memory<br>CLB - Configurable Logic Block<br>dB - decibel<br>DVB-C2 - Digital Video Broadcasting - Second Generation Cable<br>DVB-T2 - Digital Video Broadcasting - Second Generation Terrestrial<br>DVB-S2 - Digital Video Broadcasting - Second Generation Satellite<br>FEC - Forward Error Correction<br>FIFO - First-In First-Out<br>FPGA - Field-Programmable Gate-Array<br>FF - Flip-Flop<br>FU - Functional Unit<br>GPU - Graphics Processing Unit<br>HDL - Hardware Description Language<br>IC - Integrated Circuit<br>IP - Intellectual Property<br>IRA - Irregular Repeat-Accumulate<br>Kb - Kilobit<br>LDPC - Low-Density Parity-Check<br>LLR - Log-Likelihood Ratio<br>LOF - List of Figures<br>LOT - List of Tables<br>LUT - Look-Up Table<br>LRP - Least Reliable Position<br>LSB - Least Significant Bit<br>Mb - Megabit<br>MBWA - Mobile Broadband Wireless Access<br>MRIP - Most Reliable Independent Position<br>MRP - Most Reliable Position<br>MLD - Maximum Likelihood Decoding<br>MSB - Most Significant Bit<br>OC - Ones Counter<br>PCM - Parity Check Module<br>PER - Packet Error Rate<br>PSD - Power Spectral Density

PSK - Phase-Shift Keying
PWL - Piece-Wise Linear
QPSK - Quadrature Phase-Shift Keying
RAM - Random-Access Memory
RMSE - Root Mean Square Error
ROM - Read-Only Memory
SNR - Signal-to-Noise Ratio
VHDL - VHSIC Hardware Description Language
VHSIC - Very-High-Speed Integrated Circuit
WLAN - Wireless Local Area Network
WPAN - Wireless Personal Area Network
XOR - Exclusive-OR

## Chapter 1

## Introduction

In digital data transmission or storage systems, messages transmitted or stored often go through a channel or storage medium that introduces noise that may corrupt the original message. Forward error correction (FEC) codes were introduced in order to solve this problem. In the case of a data transmission communication system, an encoder is introduced at the transmitter to encode the message bits by adding redundancy to the message. This redundancy is transmitted to the receiver along with the message. At the receiver, the received message is decoded in hopes of correcting the errors that may have been introduced during the transmission through the channel and retrieving the original message. According to Shannon's theorem [1], no matter how noisy the communication channel is, there exists an error correction code that can make the probability of error arbitrarily small provided that the transmission rate is less than the Shannon limit. Over the years, researchers have been developing different kinds of codes to increase the transmission rate, in hopes to reach the channel capacity as described by Shannon. In recent years, one of the most successful types of codes in doing so has been LDPC codes.

LDPC codes were originally introduced by Gallanger [2] in the 1960s. However, due to the lack of an efficient decoding algorithm and subpar hardware capabilities, the codes were not widely used at the time and slowly faded away. In the 1990s, LDPC codes were rediscovered and were shown to have performance close to the Shannon limit [3]. In addition, the encoding and decoding process is much less complex in LDPC codes compared to Turbo codes [4, another code that has shown to perform close to the Shannon limit. Furthermore, LDPC codes have highly parallel code structures which are extremely suitable for FPGA implementation. Due to its advantages, it was adopted by many standards to be used for FEC such as Digital Video Broadcasting - Second Generation Satellite (DVB-S2),

Digital Video Broadcasting - Second Generation Cable (DVB-C2), and Digital Video Broadcasting - Second Generation Terrestrial (DVB-T2) [5], wireless local area network (WLAN) air interface (802.11), wireless personal area networks (WPAN) (802.15), broadband wireless metropolitan area network (802.16), and mobile broadband wireless access (MBWA) networks (802.20), among others.

Field-programmable gate-array (FPGA) is an integrated circuit (IC) consisting of logic circuit elements that can be configured by the user after the IC is fabricated, as opposed to application-specific integrated circuits (ASICs), where the users' logic circuits are configured prior to fabrication. FPGAs are usually programmed using hardware description languages (HDL), such as VHDL or Verilog. The advantages of the FPGAs compared to ASIC is in its flexibility to be re-programmed without the need to re-fabricate the IC, which allows for faster turn-around time for hardware designers. For example, design faults can be fixed by simply fixing the programming code, re-synthesizing the design, generating all the programming files and re-programing the FPGA, as opposed to submitting the updated design for fabrication. Furthermore, an existing FPGA design can be implemented for a different target FPGA by simply re-synthesizing the existing design for the new target FPGA, which makes FPGAs very portable. For these reasons among others, FPGA designs have gained much attention in recent years.

This thesis presents a FPGA implementation of a LDPC decoder in the DVB-S2 standard. The architecture of the LDPC decoder in this thesis is a combination and improvement of some of the designs published in the current literature. These designs are reviewed in the next section.

### 1.1 Literature Review of DVB-S2 LDPC Decoders

Since the adoption of LDPC codes into the DVB-S2 standard in 2005 [6], researchers have been working on designing efficient implementations of an LDPC decoder that is compliant with the standard.

The algorithm used for decoding LDPC codes is a message passing algorithm, where messages, which are real numbers, are passed between two sets of nodes, called bit nodes
and check nodes, through a code rate-specific interconnection network. These messages are updated at the nodes by performing a mathematical calculation. A more detailed description of the decoding algorithm is presented in Section 2.3.

One of the challenges in implementing the LDPC decoder for the DVB-S2 standard is its large block length, or frame size. In the DVB-S2 standard, the block length, $N$, of the LDPC codes is either 64800 bits, called normal frames, or 16200 bits, called short frames. For high throughput, which means a high number of message bits are decoded per unit of time, the LDPC decoders can be designed with a fully parallel architecture, such as the one by Blanksby and Howland [7]. In the fully parallel architecture of the LDPC decoder, $N$ bit node functional units (FUs) are connected to $N-K$ check node FUs, where $K$ is the number of bits in the transmitted message, through a network of interconnections. A more detailed discussion on FUs is presented in Section 3.3. However, even with a 1024-bit block length, such as the decoder by Blanksby and Howland [7], the routing of the interconnections between the FUs is already cumbersome, not to mention the even larger block lengths in the DVB-S2 standard. Furthermore, $N$ bit node FUs and $N-K$ check node FUs need to be implemented. Thus, a fully parallel architecture of the time is not practical to be used by the LDPC decoders for the DVB-S2 standard. On the other hand, in a fully serial architecture, where only one FU is implemented to perform all $N+N-K$ calculations, a very large memory must be used to store all temporary values updated at the nodes and the throughput of the decoder becomes extremely low. Therefore, a partially parallel architecture is best suited for the implementation of the LDPC decoders for the DVB-S2 standard. In 2006, Eroz et al. [8] present a memory architecture that allows for the usage of 360 FUs in the decoder design. In the paper, the authors explain how the interconnection between the bit and check nodes is mapped to memory and how the memory is accessed for processing.

The first known hardware decoder design compliant with the DVB-S2 standard is published in 2005 by Kienle et al. [9]. In their decoder design, 360 FUs are implemented, but it decodes only the normal frame code rates and not the short frame code rates. Furthermore, the authors have optimized the message passing algorithm, such that instead of updating all the messages in the bit node before passing all the messages to the check nodes for processing, and vice versa, some bit nodes are processed as soon as some of the check nodes
messages are updated and vice versa, which reduces processing time. In addition, the design is implemented using ASIC technology.

Subsequently, many other ASIC decoder designs have been published based on the decoder by Kienle et al. [9]. In 2005, Urard et al. [10] present a decoder that uses 360 FUs and supports both normal frames and short frames, yet does not support all the short frame code rates in the DVB-S2 standard. In 2006, Dielissen et al. [11] propose a decoder that uses fewer FUs by further subdividing the calculations at the nodes. The authors also use a modified algorithm, in which the node update calculations are simplified, called the minsum algorithm. However, their decoder also only handles normal frame code rates. Segard et al. [12] use a different decoding scheduling, called horizontal shuffle scheduling, where multiple bit and check nodes are updated in one step. In 2007, Masera et al. [13] present a decoder that supports the DVB-S2, 802.11n and 802.16 standards, but only 32 FUs are used, so the throughput of the decoder when used for the DVB-S2 standard is very low. Brack et al. [14] present a decoder that uses 90 FUs and only decodes normal frame code rates. In 2009, Zhang et al. [15] and Ying et al. [16] also use modified versions of the min-sum algorithm.

In addition to ASIC designs, some hardware designs have been implemented on FPGAs. In 2005, Yadav and Parhi [17] have proposed LDPC codes different from the ones that are used in the standard [6]. However, they were not able to implement all the code rates into one decoder due to memory limitations at the time and the paper only discusses normal frame code rates. In 2007, Gomes et al. [18] have presented a decoder that uses 180, 90 or 45 FUs. The paper presents a method that can reduce the number of FUs to factors of 360 without the need to increase the amount of memory utilization. The architecture of the decoder is the most similar to the one presented in Chapter 3, so its synthesis results and throughput are used for comparison in Chapter 4. In 2008, Beuschel and Pfleiderer [19] designed a LDPC decoder that supports any LDPC code up to the block length of 65536 bits. However, it only uses 16 FUs , which deteriorates the throughput to only about 75 Mbps.

In the implementation of the FUs, one of the main concerns is the approximation of the


Figure 1.1: Graph of the $\psi$ function.
$\psi$ function defined as follows:

$$
\begin{equation*}
\psi(x)=-\ln \left(\tanh \left|\frac{x}{2}\right|\right)=\ln \left(\frac{\left(1+e^{-|x|}\right)}{\left(1-e^{-|x|}\right)}\right) \tag{1.1}
\end{equation*}
$$

and the graph of the equation is shown in Figure 1.1. One of the approximation approaches is to use a look-up table (LUT) where an input value is mapped into an output value. However, using a uniform step size for the input values generates wasted storage in the LUT because at high input values the slope of the $\psi$ function graph is close to zero. In 2001, Zhang et al. 20] propose the use of a variable precision quantization scheme for the inputs and outputs of the $\psi$ function. In this scheme, if the value is less than 1 , then its most significant bit (MSB) is 0 , and the rest of the bits are fractional; if the value is greater than or equal to 1 , then the MSB is 1 , the decimal point is between the 3rd and 4th MSB, and the integer part is interpreted as ( $n$ is the number of bits):

$$
\begin{equation*}
v_{n-1} \cdot \bar{v}_{n-2} \cdot \bar{v}_{n-3} \cdot 2^{2}+v_{n-2} \cdot 2+v_{n-3} \tag{1.2}
\end{equation*}
$$

The authors show that the use of 6 magnitude bits for the messages between the bit node and the check nodes provides reasonable trade-off between hardware complexity and
performance. Furthermore, the proposed variable precision quantization scheme improves error performance by about 0.1 dB compared to a uniform quantization scheme.

In 2006, Oh and Parhi 21] propose a different variable quantization scheme for the $\psi$ function using LUTs. Their quantization scheme is based on the uniform ( $q: f$ ) quantization scheme, where $q$ is the total number of bits, including the sign bit, and $f$ is the number of bits in the fractional part of the value. For input values, $x$, below decimal number 1.0, the ( $q: f$ ) uniform quantization scheme is used for their outputs values. If the input values are 1.0 or above, then its output values use a quantization scheme given as follows:

$$
\begin{array}{lll}
(q, f) & \text { for } & 0<x<2^{(q-f-3)} \\
(q-1, f-1) & \text { for } & 2^{(q-f-3)} \leq x<2^{(q-f-2)}  \tag{1.3}\\
(q-2, f-2) & \text { for } & 2^{(q-f-2)} \leq x<2^{(q-f-1)}
\end{array}
$$

The proposed quantization scheme reduces the LUT size by $50 \%$ compared to the uniform ( $q: f$ ) quantization scheme. Furthermore, the authors propose further reduction of the LUT size to $75 \%$ by using the following quantization scheme instead of (1.3):

$$
\begin{array}{lll}
(q-1, f-1) & \text { for } & 0<x<2^{(q-f-3)} \\
(q-2, f-2) & \text { for } & 2^{(q-f-3)} \leq x<2^{(q-f-2)}  \tag{1.4}\\
(q-3, f-3) & \text { for } & 2^{(q-f-2)} \leq x<2^{(q-f-1)}
\end{array}
$$

Using (1.4) to approximate the $\psi$ function reduces the LUT size to only have $2^{(q-3)}$ entries, which means the input of the LUT is $q-3$ bits. Thus, Oh and Parhi propose a compression function that reduces the messages sent between the bit nodes and the check nodes to only have $q-3$ bits. Furthermore, the authors show that the performance loss of using the LUT reduction schemes presented is less than 0.05 dB .

Aside from using LUTs to approximate the $\psi$ function, Masera et al. 22] have proposed two other approximation techniques: $a$ ) piece-wise linear (PWL) approximation and $b$ ) a direct implementation of base 2 formulation (PSI2). The PWL approximation uses linear equations to approximate sections of the $\psi$ function. The coefficients of the linear equations are selected to easily implemented with shift and add operations. The PSI2 approximation changes the base of the logarithmic and exponential functions in (1.1) to base 2 and uses state-of-the-art binary logarithmic arithmetic units to approximate the $\psi$ function. Both of
the techniques show to have no more than 0.1 dB performance loss compared to the infinite precision case, but the implementation of these techniques in hardware is more complex than using the LUT approximations. Other approximations can also be found in the literature based on different approximations of the $\psi$ function, different approximations of the node update equations and different scheduling techniques, i.e. the order that the bit node and check nodes are updated. A comparison and analysis of these algorithms is published by Papaharalabos et al. [23].

### 1.2 Motivation

In all the LDPC decoder designs discussed in Section 1.1, only the design of the FUs and the memory mapping schemes are shown. These units perform the updates at the bit and check nodes and the message passing between the nodes. However, no publication presents the architecture of a module that is used to verify the parity-check equations to perform harddecision decoding. More information about parity-check equations is presented in Section 2.2. Furthermore, most of the decoders only support normal frames in the DVB-S2 standard. Some of the ones that support short frames omit some code rates defined in the standard.

Additionally, most of the decoder designs are implemented using ASICs, and only a few use FPGAs. One reason may be that ASIC implementations give the designers the freedom to use as many hardware resources as it is necessary to implement the decoder, as opposed to FPGAs that have a limited number of hardware resources fabricated with the device that is available to the users. However, FPGA designs gives the design increased portability and faster design turn-around time compared to ASIC designs, as discussed earlier in this chapter. Thus, in this thesis, the main design goal of the LDPC decoder is to reduce hardware resource utilization, such that the design can be implemented using FPGAs. One way to reduce hardware utilization is by reducing the number of FUs, such as the decoder by Beuschel and Pfleiderer [19], but using fewer FUs corresponds to lowering throughput. Therefore, the other design goal of the decoder in this thesis is not to reduce throughput drastically in the process of reducing hardware resource utilization.

This research project is done in collaboration with SED Systems ${ }^{1}$, who have expressed a high interest in an FPGA implementation of the DVB-S2 LDPC decoder. SED Systems currently use commercial ASIC decoders in use in their DVB-S2 receivers. However, implementing the LDPC decoder section of the receiver for use on an FPGA can facilitate system debugging and increase the portability of the decoder to other systems. Some existing commercial decoders are sold as system-on-chip ASICs, which include the complete DVB-S2 receiver design [24], or as devices in a chassis [25, 26]. In some situations, the functionalities of these complete receiver solutions are not applicable, which makes these products very difficult, if not impossible, to integrate with other components.

Furthermore, the complete receiver solutions have a limited throughput. In some situations, if a higher throughput is required that is not supported by the complete receiver solutions, the receiver must be re-designed. However, using an FPGA solution, multiple decoders can be instantiated and executed in parallel to increase throughput. In other situations when lower throughput is sufficient, an FPGA implementation can be easily modified to reduce throughput by for example, reducing the number of FUs. Thus, the FPGA implementation provides the flexibility to implement "special" DVB-S2 receivers that the complete receiver solutions cannot accommodate.

There are also software solutions available for LDPC decoders, such as the MATLAB built-in functions dvbs2ldpc [27] and fec.ldpcdec [28], yet the large block lengths of the LDPC codes defined in the DVB-S2 standard makes the throughput of the software solutions very low. Furthermore, the low number of processors in current computer architectures does not allow software implementations to efficiently take advantage of the parallel structure of LDPC codes.

Moreover, currently, the two world leading FPGA suppliers, Xilinx [29] and Altera [30], only distribute FPGA intellectual property (IP) Core for DVB-S2 LDPC encoders and not for decoders. However, some FPGA IP designs can be purchased from smaller independent suppliers, such as Navtel Systems [31, SoftJin [32] and RAD3 Communications [33].

Even though the architecture of the decoders presented in this thesis targets the LDPC decoder in the DVB-S2 standard, the soon-to-be ratified DVB-C2 and DVB-T2 standards

[^0]also adopt LDPC codes for FEC with almost the same structures as the ones in the DVB-S2 standard. Thus, the LDPC decoders described herein may be extended to include DVB-C2 and DVB-T2 standard LDPC codes in the future.

### 1.3 Description of the Problem and Major Contributions

Based on the discussion in Section 1.2, the problem with the existing DVB-S2 LDPC decoders is that the published designs are incomplete, as no module is presented to verify the parity-check equations and many of the designs only handle normal frames, and not short frames. The existing designs are also less flexible for the end users as they are implemented using ASIC technology. However, implementing the design using FPGAs requires optimizations for the decoder architecture to reduce hardware resource utilization as hardware resources are limited in FPGAs. Furthermore, there are FPGA decoder designs that reduce hardware resources by reducing the number of FUs used, but also reduce the throughput, which is not desired. The objective of this thesis is to improve the DVB-S2 LDPC decoder designs by combining the decoder architectures published in the current literature and is a proposed solution for the aforementioned problems. This is verified by comparisons with other implementations for correctness and performance.

The main issue that originally challenged SED Systems in implementing the DVB-S2 LDPC decoder in FPGA is the memory size. Originally, the idea is to implement two RAMs for message exchange, where one RAM would store the messages temporarily, while the other is used for computing, which might consume too many memory resources on the FPGA. However, using the decoder architecture and memory organization proposed by Eroz et al. [8, the memory required by the decoder to handle all code rates in the DVB-S2 standard is only approximately 2 Mb , which can be easily accommodated by most modern FPGAs. Nevertheless, the authors do not clearly indicate the algorithm that is used to map the interconnection network between the bit and check nodes to the RAM. Thus, a novel algorithm is devised and presented in Section 3.2.1 to perform such mapping.

Another architecture that is improved upon is the FU architecture by Gomes et al. [34]. The components of the FU are modified in order to reduce hardware resource utilization of the FPGA, while maintaining a competitive decoding throughput. The $\psi$ function and adders are used instead of the boxplus and boxminus units. More details on these improvements are presented in Section 3.3. Furthermore, the decoder by Gomes et al. [18] is used for comparison in Chapter 4 as previously mentioned.

Section 1.2 has indicated that none of the published decoders in the current literature present a module that verifies the parity-check equations. Thus, a novel module is designed, called the parity-check module (PCM), and presented in this thesis to perform the verification of the parity-check equations. Section 3.4 shows that the operation of the PCM is very similar to the operation of the DVB-S2 LDPC encoder. Thus, the architecture of the PCM is based on the DVB-S2 LDPC encoder architecture by Gomes et al. [35].

Furthermore, as mentioned in Section 1.2, the short frame code rates are not implemented in many of the designs in current literature. Among the ones that do, not all short frame code rates are supported or the details of the implementation are not clear. One of the reasons may be that there are some code rates in the short frame, denoted as special short frame code rates in this thesis, have a characteristic that changes the memory organization and memory mapping of the decoder. These code rates are discussed in more detail in Section 3.2.4.

### 1.4 Organization of Thesis

The subsequent chapters of the thesis are organized as follows: Chapter 2 reviews some background information, including the architecture of the target FPGA, the encoding and decoding of linear block codes, and the encoding and decoding of LDPC codes in the DVB-S2 standard. Chapter 3 presents the architecture and implementation of the designed LDPC decoder, the details of each component of the decoder, and the modifications on the decoder architecture to create two other decoders designs. Chapter 4 presents the synthesis results and minimum throughput of the decoders on the target FPGAs and their comparison with the decoder designed by Gomes et al. [18], and the simulation results of the decoder are also presented. Chapter 5 concludes the thesis and suggests potential future work.

## Chapter 2

## Background Information

### 2.1 Architecture of Target FPGA

The DVB-S2 LDPC decoder design that is shown in Chapter 3 is implemented on two FPGAs: Xilinx Virtex-II Pro XC2VP100 and Xilinx Virtex 6 XC6VLX240T. In this section, a brief overview of the architecture of these two FPGAs is presented, in order to give some insight into some of the design decisions made in Chapter 3 and to help understand the synthesis results in Chapter 4. The information in this section and more information about the architecture of these two FPGAs can be obtained from Xilinx datasheets and user guides [36, 37, 38, 39].

The Xilinx XC2VP100 FPGA is a Virtex-II Pro device. In Virtex-II Pro FPGAs, configurable logic blocks (CLBs) are used to realize combinational and sequential logic designs. CLBs are arranged in arrays in an FPGA. A CLB is made up of four slices organized in two columns, with two slices on each column, with local feedback within the CLB. Each slice consists of two 4-input function generators, two storage elements, wide function multiplexers, carry logic and arithmetic logic gates.

Each of the two 4-input function generators can be used as a 4-input look-up table (LUT), among other functionalities. Each of the two function generators have four independent inputs and can be used to realize any 4-input Boolean function, and the propagation delay is independent of the function implemented. The output of each function generator can drive an output of the slice, the input of the XOR dedicated gate, the input of the carry-logic multiplexer, the D input of the storage element, or the input of a multiplexer. There is also logic within a slice that is capable of combining the 4 -input functions generators to provide
functions of five, six, seven or eight inputs, or selected functions of nine inputs.
The storage elements in the slice can be configured as either edge-triggered D-type flipflops or level-sensitive latches. The D input can be driven by either the output of the function generators or directly by the input of the slice. For control, other than the clock input, there are also the clock enable and the set and reset inputs, which can be configured to be synchronous or asynchronous.

The function generators and multiplexers in the Virtex-II Pro FPGAs can be configured to implement multiplexing functionalities and the resources utilized are as follows:

- 2:1 multiplexer in one LUT
- 4:1 multiplexer in one slice
- 8:1 multiplexer in two slices
- 16:1 multiplexer in one CLB (four slices)
- 32:1 multiplexer in two CLBs (eight slices)

There are other functions that the multiplexers can be used for, but the discussion of these functionalities are beyond the scope of this thesis.

The dedicated lookahead carry logic allows for faster arithmetic addition and subtraction calculations. Each CLB has two separate carry chains. The arithmetic logic has an XOR gate that allows for a 2-bit full adder to be implemented within a slice.

For large memory needs, the Virtex-II Pro FPGAs have a large amount of 18 Kb block SelectRAM $+($ BRAM $)$ resources. Each BRAM can be configured to be single-port RAM, single-port ROM, dual-port RAM or dual-port ROM, where the ROMs are essentially RAMs without write ports. Each BRAM can also be configured to have one of the following dimensions:

- 16 Kb configurations:
$-16 \mathrm{~K} \times 1$ bit
$-8 \mathrm{~K} \times 2$ bits
$-4 \mathrm{~K} \times 4$ bits
- 18 Kb configurations:
$-2 \mathrm{~K} \times 9$ bits
$-1 \mathrm{~K} \times 18$ bits
$-512 \times 36$ bits
where the first value is the depth of the memory and the second value is the width of the data. Multiple BRAMs can be combined to implement memory deeper or wider memories. In the single-port configuration, each BRAM memory has access to either 18 Kb or 16 Kb memory locations depending on the configuration, it is synchronous and the input and output data bus widths are identical.

In the dual-port configuration, each port of a BRAM that accesses a common 18 Kb memory location, is synchronous and has independent control signals. The data width of each port can be configured independently. The two ports have separate inputs and outputs and have independent clock inputs.

For the target Xilinx Virtex-II Pro XC2VP100 FPGA, the total available logic and memory resources are as follows:

Number of Slices: 44096

## Number of 4-Input LUTs: 88192

Number of Slice Flip-Flops: 88192
Total Number of 18 Kb BRAMs: 444

The Xilinx XC6LX240T belongs to the Virtex-6 FPGA family, which is a group Xilinx's state-of-the-art FPGA devices. Virtex-6 FPGAs also implement combinational and sequential logic in CLBs, yet the architecture of the CLB differs from the Virtex-II Pro FPGAs.

In Virtex-6 devices, each CLB consists of two slices, with no direct connection between them. The two slices are organized in two columns, with a slice on each column. Each slice is made up with four function generators, eight storage elements, wide-function multiplexers and carry logic.

Each of the four function generators is implemented as a LUT. Each LUT can be used to realize one 6 -input Boolean function with six independent inputs or two 5 -input Boolean functions provided that at least one of the inputs is common. Thus, the function generators
have either one or two outputs, depending on the function. These outputs can drive the output of the slice, be used for fast lookahead carry logic, feed the D input of the storage elements or go to the multiplexers. Each slice has the ability to combine multiple function generators to implement Boolean functions with seven or eight independent inputs. For functions with more than eight inputs, multiple slices are necessary.

There are eight storage elements in a slice. Four out of the eight storage elements can be configured as edge-sensitive D-type flip-flops or level-sensitive latches, as in the Virtex-II Pro FPGAs. The other four storage elements can only be configured as edge-sensitive Dtype flip-flops and they cannot be used if the former four are used as latches. The input to the storage elements can come directly from the input of the slice or from the output of the function generators. Similar to Virtex-II Pro FPGAs, the control inputs of the storage elements are clock, clock enable, and set and reset.

The function generators and multiplexers in a Virtex-6 CLB can be configured to be multiplexers using the following amount of resources:

- 4:1 multiplexer in one LUT
- 8:1 multiplexer in two LUTs
- 16:1 multiplexer in four LUTs

Similar to Virtex-II Pro devices, dedicated carry logic is available in the slices to provide fast lookahead carry logic to perform arithmetic addition and subtraction more efficiently.

Virtex-6 BRAMs differ from Virtex-II Pro BRAMs in that Virtex-6 BRAM stores up to 36 Kb of data. The Virtex-6 BRAM can be used as two independent 18 Kb BRAMs or one 36 Kb BRAM. Each 36 Kb BRAM can be configured to the following dimensions:

- 32 Kb configurations:
$-64 \mathrm{~K} \times 1$ bit (by cascading two 36 Kb BRAMs)
$-32 \mathrm{~K} \times 1$ bit
$-16 \mathrm{~K} \times 2$ bits
$-8 \mathrm{~K} \times 4$ bits
- 36 Kb configurations:
$-4 \mathrm{~K} \times 9$ bits
$-2 \mathrm{~K} \times 18$ bits
$-1 \mathrm{~K} \times 36$ bits
$-512 \times 72$ bits
and each 18 Kb BRAM can be configured to the same dimensions as in Virtex-II Pro. Similar to the Virtex-II Pro BRAMs, they can be implemented as single- or dual-port RAMs or ROMs. The memory is synchronous and in dual-port configuration, the ports have independent read and write data buses and clocks that share a common memory data.

The total available logic and memory resources of the XC6VLX240T FPGA are as follows:

Number of Slices: 37680
Number of 6-Input LUTs: 150720
Number of Slice Flip-Flops: 301440
Total Number of $\mathbf{3 6} \mathbf{~ K b ~ B R A M s : ~} 416$ (or 83218 Kb BRAMs)

### 2.2 Review of Linear Block Codes

In this section, linear block codes are reviewed. The encoding and hard-decision decoding of linear block codes using generator and parity check matrices are presented. Decoding with soft-decision decoding metrics is also discussed and a general reliability-based soft-decision decoding scheme is presented. The information in this section is based on chapters 3 and 10 from Lin and Costello's book [40]. The block codes discussed in this section are binary block codes and the information source is also binary digits.

Block codes are a type of error control codes where a message block of length $K$ information bits, denoted by $\mathbf{u}$, is encoded into codewords of $N$ bits, denoted by $\mathbf{v}$. Linear block codes are block codes that the modulo-2 sum of two codewords is also a codeword. In fact, in linear block codes, it is possible to find $K$ linearly independent codewords, $\mathbf{g}_{0}, \mathbf{g}_{1}, \cdots$, $\mathbf{g}_{K-1}$, such that every codeword $\mathbf{v}$ is a linear combination of these $K$ codewords. These $K$ linearly independent codewords can be organized in a $K \times N$ matrix to form the generator
matrix, as follows:

$$
\mathbf{G}=\left[\begin{array}{c}
\mathbf{g}_{0}  \tag{2.1}\\
\mathbf{g}_{1} \\
\vdots \\
\mathbf{g}_{K-1}
\end{array}\right]=\left[\begin{array}{ccccc}
g_{00} & g_{01} & g_{02} & \cdots & g_{0, N-1} \\
g_{10} & g_{11} & g_{12} & \cdots & g_{1, N-1} \\
\vdots & \vdots & \vdots & & \vdots \\
g_{K-1,0} & g_{K-1,1} & g_{K-1,2} & \cdots & g_{K-1, N-1}
\end{array}\right]
$$

where $\mathbf{g}_{i}=\left(g_{i 0}, g_{i 1}, \cdots, g_{i, N-1}\right)$ for $0 \leq i \leq K$ is one of the codewords. In order to encode the message $\mathbf{u}=\left(u_{0}, u_{1}, \cdots, u_{K-1}\right)$, the following operation is performed:

$$
\begin{align*}
\mathbf{v} & =\mathbf{u} \cdot \mathbf{G} \\
& =\left(u_{0}, u_{1}, \cdots, u_{K-1}\right) \cdot\left[\begin{array}{c}
\mathbf{g}_{0} \\
\mathbf{g}_{1} \\
\vdots \\
\mathbf{g}_{K-1}
\end{array}\right]  \tag{2.2}\\
& =u_{0} \mathbf{g}_{0}+u_{1} \mathbf{g}_{1}+\cdots+u_{K-1} \mathbf{g}_{K-1}
\end{align*}
$$

As shown in equation (2.2), the $K$ linear independent codewords that form the generator matrix can be used to form all the codewords in the code. Thus the generator matrix completely specifies the linear block code and only the $K$ rows of the generator matrix need to be stored in the encoder during implementation instead of all $2^{K} N$-bit codewords.

In order to further simplify encoding, linear systematic block codes can be used. The systematic structure means that the codeword can be subdivided into two parts, the message part and the redundant checking part. The message part has the $K$ information bits of the original message before encoding and the redundant checking part has $N-K$ bits, called parity-check bits, that are linear sums of the information bits. The generator matrix of a linear systematic code has the form:

$$
\mathbf{G}=\left[\begin{array}{c}
\mathbf{g}_{0}  \tag{2.3}\\
\mathbf{g}_{1} \\
\mathbf{g}_{2} \\
\vdots \\
\mathbf{g}_{K-1}
\end{array}\right]=\left[\begin{array}{ccccccccc}
p_{00} & p_{01} & \cdots & p_{0, N-K-1} & 1 & 0 & 0 & \cdots & 0 \\
p_{10} & p_{11} & \cdots & p_{1, N-K-1} & 0 & 1 & 0 & \cdots & 0 \\
p_{20} & p_{21} & \cdots & p_{2, N-K-1} & 0 & 0 & 1 & \cdots & 0 \\
& & & & & & & \\
p_{K-1,0} & p_{K-1,1} & \cdots & p_{K-1, N-K-1} & 0 & 0 & 0 & \cdots & 1
\end{array}\right]
$$

where $p_{i j}=0$ or 1 . Let $\mathbf{P}$ be the left side of $\mathbf{G}$ in equation (2.3) and $\mathbf{I}_{k}$ be the $K \times K$ identity matrix on the right, then $\mathbf{G}=\left[\mathbf{P I}_{k}\right]$. Encoding message $\mathbf{u}=\left(u_{0}, u_{1}, \cdots, u_{K-1}\right)$ with the generator matrix in equation (2.3) yields:

$$
\begin{equation*}
v_{N-K+i}=u_{i} \tag{2.4}
\end{equation*}
$$

for $0 \leq i<K$, which is the message part, and

$$
\begin{equation*}
v_{j}=u_{0} p_{0 j}+u_{1} p_{1 j}+\cdots+u_{K-1} p_{K-1, j} \tag{2.5}
\end{equation*}
$$

for $0 \leq j<N-K$, which is the redundant checking part. The equations in (2.5) are called parity-check equations. When encoding linear systematic block codes, the parity-check bits are generated from the parity-check equations and the codeword is formed by concatenating the parity-check bits and the information bits.

For decoding linear block codes, there is another matrix that is associated with linear block codes, called the parity-check matrix, denoted matrix $\mathbf{H} . \mathbf{H}$ is a $(N-K) \times N$ matrix with $N-K$ linearly independent rows that satisfies the equation $\mathbf{G} \cdot \mathbf{H}^{T}=\mathbf{0}$, where $\mathbf{H}^{T}$ is the transpose of $\mathbf{H}$. Matrix $\mathbf{H}$ also satisfies the equation $\mathbf{v} \cdot \mathbf{H}^{T}=\mathbf{0}$. If $\mathbf{G}$ is in the systematic form as shown in equation (2.3), the $\mathbf{H}$ matrix has the following form:

$$
\mathbf{H}=\left[\mathbf{I}_{N-K} \mathbf{P}^{T}\right]=\left[\begin{array}{ccccccccc}
1 & 0 & 0 & \cdots & 0 & p_{00} & p_{10} & \cdots & p_{K-1,0}  \tag{2.6}\\
0 & 1 & 0 & \cdots & 0 & p_{01} & p_{11} & \cdots & p_{K-1,1} \\
0 & 0 & 1 & \cdots & 0 & p_{02} & p_{12} & \cdots & p_{K-1,2} \\
\vdots & & & & & & & & \\
0 & 0 & 0 & \cdots & 1 & p_{0, N-K-1} & p_{1, N-K-1} & \cdots & p_{K-1, N-K-1}
\end{array}\right]
$$

The parity-check equations can also be generated from the parity-check matrix, and linear block codes are also completely specified by its parity-check matrix $\mathbf{H}$.

Let $\mathbf{v}=\left(v_{0}, v_{1}, \cdots, v_{N-1}\right)$ be the transmitted codeword and $\mathbf{r}=\left(r_{0}, r_{1}, \cdots, r_{N-1}\right)$ be the received vector from the channel. Subsequently, the error vector, denoted e, is given by:

$$
\begin{align*}
\mathbf{e} & =\mathbf{r}+\mathbf{v}  \tag{2.7}\\
& =\left(e_{0}, e_{1}, \cdots, e_{N-1}\right)
\end{align*}
$$

where $e_{j}=1$ if and only if $r_{j} \neq v_{j}$ and $e_{j}=0$ if and only if $r_{j}=v_{j}$. By rearranging the terms, the following equations are produced:

$$
\begin{align*}
& \mathbf{v}=\mathbf{r}+\mathbf{e}  \tag{2.8}\\
& \mathbf{r}=\mathbf{v}+\mathbf{e} \tag{2.9}
\end{align*}
$$

Since the decoder receives $\mathbf{r}$ from the channel, the goal of the decoder is to generate $\mathbf{e}$ in order to recover the original codeword $\mathbf{v}$. Subsequently, for linear systematic block codes, the original message can be obtained from the message part of $\mathbf{v}$.

When decoding, the decoder receives $\mathbf{r}$ and produces the syndrome of $\mathbf{r}$, denoted by $\mathbf{s}$, by performing the following calculation:

$$
\begin{equation*}
\mathbf{s}=\mathbf{r} \cdot \mathbf{H}^{T} \tag{2.10}
\end{equation*}
$$

The syndrome vector has length $N-K$ and since $\mathbf{v} \cdot \mathbf{H}^{T}=\mathbf{0}, \mathbf{s}=\mathbf{0}$ if and only if $\mathbf{r}$ is a codeword, otherwise $\mathbf{s} \neq \mathbf{0}$. However, if $\mathbf{e}$ is itself a codeword, then $\mathbf{r}=\mathbf{v}+\mathbf{e}$ is also a codeword, from the definition of linear block codes. Thus, the syndrome, $\mathbf{s}=\mathbf{0}$, but $\mathbf{r}$ is not the original codeword sent through the channel, in which case, it is said that a decoding error has occurred. Furthermore, according to equation 2.9), s can also be written as:

$$
\begin{equation*}
\mathbf{s}=\mathbf{e} \cdot \mathbf{H}^{T} \tag{2.11}
\end{equation*}
$$

Solving the set of linear equations resulting from the expansion of equation (2.11) would yield the error vector $\mathbf{e}$. However, the result of the linear equations does not have a unique solution. Thus, in order to minimize decoding error, the most probable solution is selected. In a binary symmetric channel (BSC), where the output of the channel is a binary digit, the most probable solution is the one with the fewest number of non-zero elements. Furthermore, for large values of $N$ and $K$, solving the set of $N-K$ equations with $N$ unknowns becomes impractical, so more efficient methods are required.

One of these methods is called syndrome decoding. In this decoding method, the first step is to build a standard array. First, 1) place the $2^{K}$ codewords on the zeroth row of the standard array with the all-zero codeword, $\mathbf{v}_{0}=(0,0, \cdots, 0)$ as the leftmost element. Then, $\left.{ }^{2}\right)$ select $\mathbf{e}_{1}$ to be a $N$-bit vector with the smallest number of non-zero elements and place
it under the all-zero vector, $\mathbf{v}_{0}$. 3) Complete the first row by adding each of the remaining $2^{K}-1$ codewords in the zeroth row to $\mathbf{e}_{1}$ and place $\mathbf{e}_{1}+\mathbf{v}_{i}$ under $\mathbf{v}_{i}$. Afterwards, 4) select $\mathbf{e}_{2}$ to be another $N$-bit vector with the smallest number of non-zero elements that does not already exist in the standard array. 5) Complete the second row using the same method as the first row. 6) Complete the remaining rows in a similar fashion until all $N$-bit vectors are exhausted. The completed standard array has the following format:

| $\mathbf{v}_{0}=\mathbf{0}$ | $\mathbf{v}_{1}$ | $\cdots$ | $\mathbf{v}_{i}$ | $\cdots$ | $\mathbf{v}_{2^{K}-1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{e}_{1}$ | $\mathbf{e}_{1}+\mathbf{v}_{1}$ | $\cdots$ | $\mathbf{e}_{1}+\mathbf{v}_{i}$ | $\cdots$ | $\mathbf{e}_{1}+\mathbf{v}_{2^{K}-1}$ |
| $\vdots$ |  | $\cdots$ |  |  | $\vdots$ |
| $\mathbf{e}_{l}$ | $\mathbf{e}_{l}+\mathbf{v}_{1}$ | $\cdots$ | $\mathbf{e}_{l}+\mathbf{v}_{i}$ | $\cdots$ | $\mathbf{e}_{l}+\mathbf{v}_{2^{K_{-1}}}$ |
| $\vdots$ |  | $\cdots$ |  |  | $\vdots$ |
| $\mathbf{e}_{2^{N-K-1}}$ | $\mathbf{e}_{2^{N-K} K_{-1}}+\mathbf{v}_{1}$ | $\cdots$ | $\mathbf{e}_{2^{N-K_{-1}}}+\mathbf{v}_{i}$ | $\cdots$ | $\mathbf{e}_{2^{N-K}}+\mathbf{v}_{2^{K}-1}$ |

Each row in the standard array is called a coset, and the leftmost element, $\mathbf{e}_{l}$ is called the coset leader. Decoding can be performed using the standard array as a dictionary because all $2^{N}$ possible $N$-bit vectors are present. In order to use the standard array for decoding, find the received vector, $\mathbf{r}$, among the vectors in the standard array, and the decoded codeword is vector, $\mathbf{v}_{i}$, on the same column as $\mathbf{r}$. However, the decoded codeword $\mathbf{v}_{i}$ may or may not be the original codeword sent through the channel because using this method to decode $\mathbf{r}$ to $\mathbf{v}_{i}$ means that $\mathbf{r}=\mathbf{e}_{l}+\mathbf{v}_{i}$, where $\mathbf{e}_{l}$ is interpreted as the error vector. Thus, $\mathbf{v}_{i}$ is the original codeword sent through the channel if and only if the error vector is indeed $\mathbf{e}_{l}$. Therefore, assuming on a BSC, in order to minimize decoding error, the coset leaders, $\mathbf{e}_{l}$, are chosen to have the smallest number of non-zero elements.

One drawback in decoding using the standard array directly is that all $2^{N}$ vectors must be stored in the decoder, so for large $N$ it becomes impractical. This drawback can be overcome with some observations about the standard array.

Firstly, the syndrome of every vector in a coset is the same. Consider the vector $\mathbf{e}_{l}+\mathbf{v}_{i}$,
then its syndrome is as follows:

$$
\begin{align*}
\mathbf{s} & =\left(\mathbf{e}_{l}+\mathbf{v}_{i}\right) \cdot \mathbf{H}^{T} \\
& =\mathbf{e}_{l} \cdot \mathbf{H}^{T}+\mathbf{v}_{i} \cdot \mathbf{H}^{T} \\
& =\mathbf{e}_{l} \cdot \mathbf{H}^{T}+\mathbf{0} \\
& =\mathbf{e}_{l} \cdot \mathbf{H}^{T} \tag{2.13}
\end{align*}
$$

Since $\mathbf{s}$ is independent of $\mathbf{v}_{i}$, the syndrome of any element of the coset is equal to the syndrome of the coset leader. In addition, the set of all non-zero coset leaders can generate the set of all non-zero syndromes using equation (2.13) and there is a one-to-one correspondence between them. Thus, the decoder only needs to store or to wire a look-up table that converts the syndrome to the coset leader and uses it to correct the received vector from the channel, r.

In summary, syndrome decoding is performed using the following three steps:

1. Compute the syndrome of $\mathbf{r}, \mathbf{s}=\mathbf{r} \cdot \mathbf{H}^{T}$.
2. Using the look-up table to convert the syndrome, $\mathbf{s}$, into the error vector, $\mathbf{e}_{l}$.
3. Decode the received vector, $\mathbf{r}$, into the codeword, $\mathbf{v}^{*}=\mathbf{r}+\mathbf{e}_{l}$.

An example of the encoding and decoding using the syndrome decoding of a $N=7$ and $K=4$ linear systematic block code is attached in Appendix A.

As mentioned earlier in this section, decoding a received vector into a codeword does not guarantee that the decoded codeword is the original codeword sent through the channel. An important parameter that determines the random-error-detecting and random-errorcorrecting capabilities of a linear block code is the minimum distance, denoted $d_{\text {min }}$. The minimum distance can be defined using one of two parameters, the Hamming weight or the Hamming distance. The Hamming weight of a vector $\mathbf{v}=\left(v_{0}, v_{1}, \cdots, v_{N-1}\right)$, denoted by $w(\mathbf{v})$, is defined as the number of non-zero elements in $\mathbf{v}$. The Hamming distance between two vectors, $\mathbf{v}=\left(v_{0}, v_{1}, \cdots, v_{N-1}\right)$ and $\mathbf{w}=\left(w_{0}, w_{1}, \cdots, w_{N-1}\right)$, denoted by $d(\mathbf{v}, \mathbf{w})$, is the number of places where $\mathbf{v}$ and $\mathbf{w}$ differ by. Subsequently, the minimum distance can be defined as the minimum Hamming distance among all the codewords in the linear block code. The minimum distance can also be defined as the minimum Hamming weight of all
the codewords in the linear block code. Based on the minimum distance, $d_{\text {min }}$, the random-error-detecting capability of a block code is $d_{\text {min }}-1$, which means any error vector with $d_{\text {min }}-1$ or less non-zero elements is guaranteed to be detected by the decoder. Additionally, the random-error-correcting capability of a block code is given by:

$$
\begin{equation*}
t=\left\lfloor\frac{d_{\text {min }}-1}{2}\right\rfloor \tag{2.14}
\end{equation*}
$$

which means that any error vector with $t$ or less non-zero elements is guaranteed to be corrected by the decoder.

The discussion presented so far only applies to hard-decision decoding, where the received values from the channel are only treated as binary digits, 0 or 1 . By doing so, much of the information from the channel is lost, which degrades performance. If the received values are interpreted as more than two levels, then the decoding is called soft-decision decoding. In general, soft-decision decoding has better performance than hard-decision decoding from the usage of the channel information. However, the drawback is the increased complexity in the implementation of the decoder to handle the multi-level values.

In soft-decision decoding, the minimum distance, Hamming weight and Hamming distance metrics are not applicable, so other metrics must be used. The most commonly used metrics are likelihood functions, Euclidean distance, correlation and correlation discrepancy.

Assume that the codeword $\mathbf{v}=\left(v_{0}, v_{1}, \cdots, v_{N-1}\right)$ is transmitted over an additive white Gaussian noise (AWGN) channel with two-sided power spectral density (PSD) $N_{0} / 2$ using binary phase-shift keying (BPSK) modulation. The codeword is mapped into a bipolar signal sequence $\mathbf{c}=\left(c_{0}, c_{1}, \cdots, c_{N-1}\right)$, as follows:

$$
c_{l}=2 v_{l}-1= \begin{cases}-1 & \text { for } v_{l}=0  \tag{2.15}\\ +1 & \text { for } v_{l}=1\end{cases}
$$

where $l=0,1, \cdots, N$. In addition, assume at the output of the channel, the soft-decision vector, $\mathbf{r}=\left(r_{0}, r_{1}, \cdots, r_{N-1}\right)$, is received. The log-likelihood function of $\mathbf{r}$ given a codeword $\mathbf{v}$ is as follows:

$$
\begin{equation*}
\log P(\mathbf{r} \mid \mathbf{v})=\sum_{i=0}^{N-1} \log P\left(r_{i} \mid v_{i}\right) \tag{2.16}
\end{equation*}
$$

Using the log-likelihood function as decoding metric to perform maximum likelihood decoding (MLD), the received vector $\mathbf{r}$ is decoded into codeword $\mathbf{v}$ for which the log-likelihood function in 2.16) is maximized.

The squared Euclidean distance between $\mathbf{r}$ and $\mathbf{c}$, denoted $d_{E}^{2}(\mathbf{r}, \mathbf{c})$ is defined as follows:

$$
\begin{equation*}
d_{E}^{2}(\mathbf{r}, \mathbf{c}) \triangleq \sum_{i=0}^{N-1}\left(r_{i}-c_{i}\right)^{2} \tag{2.17}
\end{equation*}
$$

Soft-decision MLD is carried out by decoding the received sequence $\mathbf{r}$ into codeword $\mathbf{v}$ for which the squared Euclidean distance, $d_{E}^{2}(\mathbf{r}, \mathbf{c})$, is minimized.

The correlation between the received sequence $\mathbf{r}$ and the transmitted code sequence $\mathbf{c}$ is defined as follows:

$$
\begin{equation*}
m(\mathbf{r}, \mathbf{c}) \triangleq \sum_{i=0}^{N-1} r_{i} \cdot c_{i} \tag{2.18}
\end{equation*}
$$

Soft-decision MLD is achieved by decoding the received sequence $\mathbf{r}$ into the codeword $\mathbf{v}$ for which the correlation, $m(\mathbf{r}, \mathbf{c})$, is maximized.

Finally, the correlation discrepancy between $\mathbf{r}$ and $\mathbf{c}$ is defined as:

$$
\begin{equation*}
\lambda(\mathbf{r}, \mathbf{c}) \triangleq \sum_{i: r_{i} \cdot c_{i}<0}\left|r_{i}\right| \tag{2.19}
\end{equation*}
$$

Soft-decision MLD is also carried out by decoding $\mathbf{r}$ into $\mathbf{v}$ for which the correlation discrepancy, $\lambda(\mathbf{r}, \mathbf{c})$, is minimized.

Using these metrics, soft-decision MLD can be performed by taking the received signal sequence, $\mathbf{r}$, and computing one of the metrics for all $2^{K}$ codewords and selecting the codeword with the maximum, or minimum depending on the metric, as the decoded codeword. However, for large $K$ values, this method becomes impractical. To overcome this challenge, several non-optimum or sub-optimum soft-decoding algorithms have been developed. These algorithms can be divided into two categories: structure-based and reliability-based. The following discussion is on a general reliability-based soft-decision decoding algorithm scheme because the decoding algorithm used for the decoder in this thesis, as described in Section 2.3, is a reliability-based soft-decision decoding algorithm. For more information on other decoding schemes, refer to Lin and Costello's book [40].

In reliability-based decoding, the each symbol, $r_{i}$, in the received signal sequence, $\mathbf{r}=$ $\left(r_{0}, r_{1}, \cdots, r_{N-1}\right)$, is separated into two parts. The sign part, which is used for hard-decision
decoded bit:

$$
z_{i}= \begin{cases}0 & \text { for } r_{i}<0  \tag{2.20}\\ 1 & \text { for } r_{i} \geq 0\end{cases}
$$

and the magnitude part, $\left|r_{i}\right|$, which is used as a reliability measure of $z_{i}$ because the magnitude of the log-likelihood ratio (LLR) given by:

$$
\begin{equation*}
\left|\log \left(\frac{P\left(r_{i} \mid v_{i}=1\right)}{P\left(r_{i} \mid v_{i}=0\right)}\right)\right| \tag{2.21}
\end{equation*}
$$

is proportional to $\left|r_{i}\right|$. Thus, the larger the $\left|r_{i}\right|$, the more reliable the hard-decision decoded bit $z_{i}$ is. Based on the reliability measure, the elements in the received signal sequence, $\mathbf{r}$, can be reordered in decreasing order of reliability. As a result, the left side of the reordered sequence has elements that are more reliable, so they are called the most reliable positions (MRPs). In contrast, the right side of the reordered sequence contains the less reliable elements, so they are called the least reliable positions (LRPs). Consequently, errors are more likely to occur in the LRPs and less likely to occur in the MRPs. Based on these positions there exists two sub-categories of reliability-based decoding algorithms: LRP-reprocessing algorithms and MRIP-reprocessing algorithms.

LRP-reprocessing algorithms take advantage of the property that most errors exist within the LRPs of $\mathbf{r}$. These algorithms generally follow these steps:

1. Construct a set of error patterns confined only in the LRPs of $\mathbf{r}$.
2. Add each error pattern, $\mathbf{e}$, in the set to the hard-decision decoded vector, $\mathbf{z}$.
3. The resultant vector, $\mathbf{z}+\mathbf{e}$, is decoded using a hard-decision decoding algorithm to generate a list of candidate codewords.
4. Apply the soft-decision decoding metrics, as presented above, to each candidate codeword and select the codeword from the list of candidates which maximizes or minimizes the metric, depending on the metric used, to be the decoded codeword.

MRIP-reprocessing algorithms are based on the MRPs of $\mathbf{r}$. Since there are $K$ independent positions on $\mathbf{z}$ that uniquely determine a codeword in a linear block code, these algorithms first determine a set of $K$ most reliable independent positions (MRIPs) in $\mathbf{r}$. Let $\mathbf{z}_{k}$ denote a vector that consists of these $K$ MRIP elements of $\mathbf{z}$. The following steps are the general procedure of MRIP-reprocessing algorithms:

1. Construct a set of low-weight $K$-length error patterns based on the $K$ MRIPs of $\mathbf{r}$.
2. Add each error pattern, $\mathbf{e}$, in the set to $\mathbf{z}_{k}$.
3. Encode each resultant vector, $\mathbf{z}_{k}+\mathbf{e}$, into a codeword to form a list of candidate codewords.
4. Apply the soft-decision decoding metrics, as presented above, to each candidate codeword and select the codeword from the list of candidates which maximizes or minimizes the metric, depending on the metric used, to be the decoded codeword.

LDPC codes are a subcategory of linear block codes. Thus, they are characterized by the parity check matrix, $\mathbf{H}$, except the structure of $\mathbf{H}$ has the following properties, according to Lin and Costello's book [40]: a) no two rows or columns have more than one non-zero element in common; b) the row and column weights of $\mathbf{H}$ are small compared to the length of the code. Row and column weights refer to the number of non-zero elements in a row and column of the $\mathbf{H}$ matrix, respectively. If the row and column weights are constant, then the $\mathbf{H}$ matrix describes a regular LDPC code; otherwise, it describes an irregular LDPC code, which is the case in the DVB-S2 standard. All of the properties discussed in this section are applicable to LDPC codes. However, the encoding and decoding techniques discussed in the Section 2.3 differ from the ones presented in this section since the structure of the LDPC codes in the DVB-S2 standard allows for more efficient encoder and decoder implementations.

### 2.3 LDPC Codes in DVB-S2 Standard

One of the improvements of the DVB-S2 standard, which was ratified in 2005, from the original DVB-S standard is the usage of LDPC codes concatenated with BCH codes for FEC encoding and decoding, replacing convolutional and Reed-Solomon codes. This thesis focuses solely on the LDPC codes in the DVB-S2 standard. The discussion of the BCH codes in the standard is beyond the scope of this thesis. In this section, an overview of the LDPC codes in the DVB-S2 standard is presented.

The LDPC codes in the DVB-S2 standard have two block lengths. Normal frames have block length $N=64800$ and short frames have $N=16200$. Eleven code rates are specified
in normal frames ${ }^{1}$ and ten in short frames ${ }^{2}$.
According to the standard, even though the parity check matrices, $\mathbf{H}$, chosen by the standard are sparse, their respective generator matrices are not. Thus, the DVB-S2 standard adopts a special structure of the $\mathbf{H}$ matrix in order to reduce the memory requirement and the complexity of the encoder. It is called Irregular Repeat-Accumulate (IRA) [41]. The $\mathbf{H}$ matrix consists of two matrices $\mathbf{A}$ and $\mathbf{B}$, as follows:

$$
\begin{equation*}
\mathbf{H}_{(N-K) \times N}=\left[\mathbf{A}_{(N-K) \times K} \mid \mathbf{B}_{(N-K) \times(N-K)}\right] \tag{2.22}
\end{equation*}
$$

where $\mathbf{B}$ is a staircase lower triangular matrix as shown in equation 2.23). The matrix $\mathbf{A}$ is a sparse matrix, where the locations of the non-zero elements are specified in Annex B and C of the standard [6] and reproduced in Appendix B. Furthermore, the standard also introduces a periodicity of $M=360$ to the submatrix $\mathbf{A}$ in order to further reduce storage requirements.

$$
\mathbf{B}=\left[\begin{array}{ccccccc}
1 & 0 & \cdots & \cdots & \cdots & \cdots & 0  \tag{2.23}\\
1 & 1 & 0 & \cdots & \cdots & \cdots & 0 \\
0 & 1 & 1 & 0 & \cdots & \cdots & 0 \\
0 & 0 & 1 & 1 & 0 & \cdots & 0 \\
\vdots & \ddots & \ddots & \ddots & \ddots & \ddots & \vdots \\
0 & \cdots & 0 & 1 & 1 & 0 & 0 \\
0 & \cdots & \cdots & 0 & 1 & 1 & 0 \\
0 & \cdots & \cdots & \cdots & 0 & 1 & 1
\end{array}\right]
$$

The periodicity condition divides the A matrix into groups of $M=360$ columns. For each group, the locations of the non-zero elements of the first column are given in Appendix B. Let the set of non-zero locations on first, or leftmost, column of a group be $c_{0}, c_{1}, \cdots, c_{d_{b}-1}$, where $d_{b}$ is the number of non-zero elements in that first column. For each of the $M-1=359$ other columns, the locations of the non-zero elements of the $i^{\text {th }}$ column of the group are given by $\left(c_{0}+(i-1) p\right) \bmod (N-K),\left(c_{1}+(i-1) p\right) \bmod (N-K),\left(c_{2}+(i-1) p\right) \bmod (N-K)$, $\cdots,\left(c_{l}+(i-1) p\right) \bmod (N-K) . N-K$ is the number of parity-check bits and $p=\frac{N-K}{M}$ is a

[^1]Table 2.1: The values of $p$ values in DVB-S2 LDPC codes

| $N=64800$ |  | $N=16200$ |  |
| :---: | :---: | :---: | :---: |
| Code Rate | p | Code Rate | p |
| $1 / 4$ | 135 | $1 / 5$ | 36 |
| $1 / 3$ | 120 | $1 / 3$ | 30 |
| $2 / 5$ | 108 | $2 / 5$ | 27 |
| $1 / 2$ | 90 | $4 / 9$ | 25 |
| $3 / 5$ | 72 | $3 / 5$ | 18 |
| $2 / 3$ | 60 | $2 / 3$ | 15 |
| $3 / 4$ | 45 | $11 / 15$ | 12 |
| $4 / 5$ | 36 | $7 / 9$ | 10 |
| $5 / 6$ | 30 | $37 / 49$ | 8 |
| $8 / 9$ | 20 | $8 / 9$ | 5 |
| $9 / 10$ | 18 |  |  |

code dependent constant as shown in Table 2.1. The values in Table 2.1 are obtained from the user guidelines of the standard [42].

Since the LDPC codes in the DVB-S2 standard are systematic, the encoding of message bits simply involves finding the parity bits through the parity-check equations. Using the structure of the codes as mentioned above, the A submatrix with dimensions $(N-K) \times K$ can be generated. Let $a_{i, j}$ denote the elements in the $\mathbf{A}$ submatrix, where $i=0,1, \cdots, N-K-1$ and $j=0,1, \cdots, K-1$. In order to encode the message, $\mathbf{u}=u_{0}, u_{1}, \cdots, u_{K-1}$, the parity bits are computed using the following parity-check equations as shown in Gomes et al. [35]:

$$
\begin{align*}
p_{0} & =a_{0,0} u_{0} \oplus a_{0,1} u_{1} \oplus \cdots \oplus a_{0, K-1} u_{K-1} \\
p_{1} & =a_{1,0} u_{0} \oplus a_{1,1} u_{1} \oplus \cdots \oplus a_{1, K-1} u_{K-1} \oplus p_{0} \\
p_{2} & =a_{2,0} u_{0} \oplus a_{2,1} u_{1} \oplus \cdots \oplus a_{2, K-1} u_{K-1} \oplus p_{1}  \tag{2.24}\\
& \vdots \\
p_{N-K-1} & =a_{N-K-1,0} u_{0} \oplus a_{N-K-1,1} u_{1} \oplus a_{N-K-1, K-1} u_{K-1} \oplus p_{N-K-2}
\end{align*}
$$

The encoded codeword is the concatenation of the message bits and the parity bits. Thus,
the resultant $N$-bit codeword has the following form:

$$
\begin{equation*}
\left(u_{0}, u_{1}, \cdots, u_{K-1}, p_{0}, p_{1}, \cdots, p_{N-K-1}\right) \tag{2.25}
\end{equation*}
$$

The decoding of LDPC codes in the DVB-S2 standard is a soft-decision decoding. The output of the decoder is the hard-decision information bit sequence. To simplify the calculations, the inputs of the system are log-likelihood ratio (LLR) values. Let the transmitted codeword be $\mathbf{v}=\left(v_{0}, v_{1}, \cdots, v_{l}, \cdots, v_{N-1}\right)$ and the soft-decision received sequence be $\mathbf{y}$, then the LLR value, denoted $\lambda_{l}$, for each code bit is given by:

$$
\begin{equation*}
\lambda_{l}=\log \left(\frac{P\left(v_{l}=0 \mid \mathbf{y}\right)}{P\left(v_{l}=1 \mid \mathbf{y}\right)}\right) \tag{2.26}
\end{equation*}
$$

The LLR value represents the probability that a given received signal is more likely to be a 1 or a 0 . A larger positive value represents a higher probability of the received signal being a 0 and a larger negative value represents a higher probability of it being a 1 . The output of the system is the decoded message in bits, along with an output to indicate whether the decoding was completed successfully or an error still exists in the decoded message.

The decoding process can be visualized using the parity-check matrix $\mathbf{H}$ or with the help of Tanner graphs. In 1981, Tanner [43] developed a method of representing LDPC codes in a graphical form, which enabled further research using an iterative method to decode LDPC codes. An example of a Tanner graph is shown in Figure 2.1, and its respective $\mathbf{H}$ matrix is shown in $(2.27)^{3}$. In the Tanner graph, each bit node $(\mathrm{BN})$ represents a column in the $\mathbf{H}$ matrix, each check node (CN) represents a row, and each edge represents a non-zero element in the $\mathbf{H}$ matrix. For example, consider the $\mathbf{H}$ matrix in (2.27), there is a non-zero element at row 1 , column 4, so there is an edge connecting check node $\mathrm{m}_{1}$ to bit node $\mathrm{n}_{4}$ in Figure 2.1.

$$
\mathbf{H}=\left[\begin{array}{llllllll}
1 & 0 & 0 & 1 & 1 & 0 & 0 & 1  \tag{2.27}\\
0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 \\
1 & 0 & 1 & 0 & 0 & 1 & 0 & 1 \\
0 & 1 & 0 & 1 & 0 & 1 & 1 & 0
\end{array}\right]
$$

[^2]

Figure 2.1: Example of a Tanner graph.

One of the commonly known algorithm to decode LDPC codes is the Sum-Product Algorithm (SPA) [40]. There are a few variations of this algorithm resulting from algebraic manipulation of mathematical expressions and approximations as presented by Papaharalabos et al. [23]. The SPA is a message-passing algorithm, where the messages that are real values are passed back-and-forth between the bit nodes and the check nodes. The message boxes of the nodes are the edges on the Tanner graph, which represent the non-zero elements in the parity-check matrix, $\mathbf{H}$. The algorithm described below is similar to the one presented by Masera et al. [22], except the $\psi^{-1}$ function in the Check Node Update step is replaced by the $\psi$ function in the Bit Node Update step. This modification simplifies the control flow for the implementation of the equations in hardware, but does not affect the outcome of the equations because the $\psi$ function is an involution, which means that the $\psi$ function is its


Figure 2.2: Initialization step of SPA.
own inverse. In addition, the steps are as laid out by Eroz et al. 44]. The algorithm consists of four steps:

1. (Initialization) Let the block length be $N$ and the LLR of the received signals be $\lambda_{j}$ where $j=0,1, \cdots, N-1$. Let $Q_{j k_{i}}[l]$ be the messages sent from $\mathrm{BN}_{j}$ to $\mathrm{CN}_{k_{i}}$ during the $l^{\text {th }}$ iteration, where $k_{i}$ is the index of a check node that has an edge connecting it to $\mathrm{BN}_{j}$, $i=0,1, \cdots, d_{b}-1$ and $d_{b}$ is the bit node degree of $\mathrm{BN}_{j}$. In the initialization step, perform the following operation:

$$
\begin{equation*}
Q_{j k_{i}}[0]=\lambda_{j} \tag{2.28}
\end{equation*}
$$

The Tanner graph representation is shown in Figure 2.2. Using the $\mathbf{H}$ matrix, this step is
equivalent to assigning $\lambda_{j}$ to every non-zero element on column $j$ of the $\mathbf{H}$ matrix as follows:

$$
\mathbf{H}[0]_{b}=\left[\begin{array}{cccc}
h_{00} \cdot \lambda_{0} & h_{01} \cdot \lambda_{1} & \cdots & h_{0, N-1} \cdot \lambda_{N-1}  \tag{2.29}\\
h_{10} \cdot \lambda_{0} & h_{11} \cdot \lambda_{1} & \cdots & h_{1, N-1} \cdot \lambda_{N-1} \\
\vdots & & & \vdots \\
h_{N-K-1,0} \cdot \lambda_{0} & h_{N-K-1,1} \cdot \lambda_{1} & \cdots & h_{N-K-1, N-1} \cdot \lambda_{N-1}
\end{array}\right]
$$

where $h_{i j}=0$ or 1 is the element on the $i^{\text {th }}$ row and $j^{\text {th }}$ column in $\mathbf{H}$ and $\mathbf{H}[0]_{b}$ is the initialized $\mathbf{H}$ matrix.
2. (Check Node Update) Let $R_{i k_{j}}[l]$ be the message sent from $\mathrm{CN}_{i}$ to $\mathrm{BN}_{k_{j}}$ during the $l^{\text {th }}$ iteration, where $k_{j}$ is the index of a bit node that has an edge connecting it to $\mathrm{CN}_{i}$, $j=0,1, \cdots, d_{c}-1$ and $d_{c}$ is the check node degree of $\mathrm{CN}_{i}$. Let $B[i]$ be the set of BN indices of all the messages incoming into $\mathrm{CN}_{i}$ from the BNs connected to it, i.e. the set of all $k_{j}$ indices of $\mathrm{CN}_{i}$. Perform the following calculation:

$$
\begin{align*}
R_{i k_{j}}[l]= & {\left[\sum_{m \in B[i]} \psi\left(Q_{m i}[l]\right)-\psi\left(Q_{k_{j} i}[l]\right)\right] . } \\
& {\left[\prod_{m \in B[i]} \operatorname{sgn}\left(Q_{m i}[l]\right) \times \operatorname{sgn}\left(Q_{k_{j} i}[l]\right)\right] } \tag{2.30}
\end{align*}
$$

where the $\psi$ function is shown in (1.1) and $\operatorname{sgn}(x)$ is the signum function defined as follows:

$$
\operatorname{sgn}(x)= \begin{cases}-1 & \text { for } x<0  \tag{2.31}\\ 0 & \text { for } x=0 \\ 1 & \text { for } x>0\end{cases}
$$

In other words, check node update has 2 parts: magnitude and sign. In the magnitude part, for every CN, take all the incoming $Q$ values, transform them using the $\psi$ function and add up the results. Finally, for every outgoing message, subtract the sum by the $\psi(Q)$ value that corresponds to it. Similarly, the sign is computed the same way except, there is no $\psi$ function and the product is taken instead of the sum. Refer to Figure 2.3 for a graphical representation of this step. Using the $\mathbf{H}$ matrix to visualize, this step takes in all non-zero elements on each row of $\mathbf{H}[l]_{b}$, processes them according to equation (2.30), and assigns $\operatorname{Ri} k_{j}[l]$ to the $i^{\text {th }}$ row and $k_{j}^{\text {th }}$ column of the $\mathbf{H}[l]_{c}$ matrix, where $\mathbf{H}[l]_{c}$ is the resultant H matrix after the Check Node Update step of the $l^{\text {th }}$ iteration.


Figure 2.3: Check node update step of SPA.
3. (Bit Node Update) Let $C[j]$ be the set of CN indices of all messages incoming into $\mathrm{BN}_{j}$ from the CNs connected to it, i.e. the set of all $k_{i}$ indices of $\mathrm{BN}_{j}$. For bit node update, perform the following calculation:

$$
\begin{align*}
Q_{j k_{i}}[l]= & \lambda_{j}+\sum_{m \in C[j]} \operatorname{sgn}\left(R_{m j}[l-1]\right) \cdot \psi\left(R_{m j}[l-1]\right)- \\
& \operatorname{sgn}\left(R_{k_{i} j}[l-1]\right) \cdot \psi\left(R_{k_{i} j}[l-1]\right) \tag{2.32}
\end{align*}
$$

This equation is similar to the check node update equation, except the sign calculations are included in the sum calculations, and the sum is added to the LLR value, $\lambda_{j}$. Figure 2.4 shows the graphical representation of this step. Using the $\mathbf{H}$ matrix, this step takes in all non-zero elements on each column of $\mathbf{H}[l]_{c}$, processes them using equation (2.32), and assigns $Q j k_{i}[l]$ to the $k_{i}^{\text {th }}$ row and $j^{\text {th }}$ column of the $\mathbf{H}[l]_{b}$ matrix., where $\mathbf{H}[l]_{b}$ is the resultant $\mathbf{H}$ matrix after the Bit Node Update step of the $l^{\text {th }}$ iteration.
4. (Hard Decision Making) After bit node update, the soft-decision candidate codeword


Figure 2.4: Bit node update step of SPA.
sequence, $\mathbf{S}[l]=\left(S_{0}, S_{1}, \cdots, S_{j}, \cdots, S_{N-1}\right)$, is computed as follows:

$$
\begin{equation*}
S_{j}=\lambda_{j}+\sum_{m \in C[j]} \operatorname{sgn}\left(R_{m j}[l-1]\right) \cdot \psi\left(R_{m j}[l-1]\right) \tag{2.33}
\end{equation*}
$$

Equation (2.33) is equivalent to the first part of equation 2.32). Subsequently, the $\mathbf{S}$ sequence is decoded into hard-decision sequence, $\mathbf{z}[1]=\left(z_{0}, z_{1}, \cdots, z_{j}, \cdots, z_{N-1}\right)$, with the following equation:

$$
z_{j}= \begin{cases}0 & \text { for } S_{j} \geq 0  \tag{2.34}\\ 1 & \text { for } S_{j}<0\end{cases}
$$

The resultant sequence, $\mathbf{z}$, is a candidate codeword and is used to verify whether or not the parity-check equations in (2.24) are satisfied. If all parity-check equations are satisfied, decoding is complete, $\mathbf{z}$ is the decoded codeword, and its message part is the output. More specifically, the decoder outputs $\left(z_{0}, z_{1}, \cdots, z_{K-1}\right)$. Otherwise, repeat steps 2,3 and 4 until all parity-check equations are satisfied, or until a pre-determined number of iterations has elapsed without satisfying all parity-check equations, in which case a decoding error is declared.

## Chapter 3

## Architecture of DVB-S2 LDPC Decoder

### 3.1 Architecture of the Decoder

In this chapter, the details of the architecture of the implemented DVB-S2 LDPC decoder are presented. Figure 3.1 shows the inputs and outputs of the decoder. Table 3.1 describes each input and output of the decoder in more detail. In Table 3.1, the upstream side refers to the inputs and outputs of the decoder that interfaces an external module that inputs LLR values to the decoder. The downstream side refers to the inputs and outputs of the decoder that interfaces an external module that reads the output decoded message bits from the decoder.

The architecture of the LDPC decoder is based on the memory mapping scheme that is presented by Eroz et al. [8]. Figure 3.2 shows the block diagram of the LDPC decoder. The decoder consists of eight components: LLR Buffer, Functional Units (FUs), Shuffle Network, ROM, RAM, Parity Check Module (PCM), Decoded Message Buffer and Controller.

Referring back to the steps of SPA as laid out in Section 2.3, during the initialization step, the LLR values are input into the LLR Buffer as a serial stream of data. The LLR values are 6 bit values since Zhang et al. [20] demonstrates that 6 -bit LLR values are sufficient to a small performance degradation. For every 360 LLR values collected, the values are copied into the RAM through the FUs, where they are compressed (described in more detail later in this chapter), and the Shuffle Network, where the values are shifted to the correct positions for the next step (also discussed in more detail later in this chapter). In the Check Node Update step, the values are read from the RAM and processed in the FUs according to equation (2.30). The results are written back to the RAM through the Shuffle Network,

Table 3.1: Description of the Inputs and Outputs of the Decoder

| Input/ <br> Output | Bit <br> Width | Name | Description |
| :---: | :---: | :---: | :--- |
| Upstream Side: |  |  |  |
| Input 6 llr Serial 6-bit wide input LLR values <br> Input 1 nd New data indicates that input LLR values are incoming <br> Input 1 fd_in First data input marks the beginning of an input frame <br> Output 1 rfd Ready for data indicates that the decoder is ready for more <br> LLR values <br> Output 1 rffd Ready for first data indicates that the decoder is ready for <br> a new frame |  |  |  |$\ggg$

## Downstream Side:

| Output | 1 | decmsg | Serial hard decoded message output |
| :---: | :---: | :---: | :--- |
| Output | 1 | err | Indicates whether or not a decoding error has occurred |
| Output | 1 | rdy | Ready indicates the output data is ready to stream out |
| Output | 1 | fd_out | First data output marks the beginning of an output frame |
| Input | 1 | cts | Clear to send informs the decoder as to whether or not to <br> output the decoded message |

## Others:

| Input | 1 | clk | Clock |
| :---: | :---: | :---: | :--- |
| Input | 1 | reset | Reset |
| Input | 1 | N | Selects between normal and short frames (0-normal frame; <br> 1 - short frame) |
| Input | 4 | rate | Selects the code rate $\left(0000_{b} \rightarrow 1010_{b}\right.$ for normal frames; <br> $0000_{b} \rightarrow 1001_{b}$ for short frames; in increasing order of code <br> rate $)$ |
| Input | 8 | max_iter | Sets the maximum number of iterations the decoder will <br> perform |
| Input | 1 | fu_sel | Only used in the hybrid implementation, to select between <br> the 360- or 180-Functional Unit mode |



Figure 3.1: Inputs and Outputs of the LDPC decoder.


Figure 3.2: Top level block diagram of LDPC decoder.
where they are shifted into position for the next step. In the Bit Node Update step, the values are once again read from the RAM and processed in the FUs, but this time using equation (2.32). Since the LLR values are necessary in equation (2.32), the LLR Buffer is also read during this step. Once the resultant values are computed, the output is written back into the RAM through the Shuffle Network, where the values are shifted for the Check Node Update step if necessary. During the Bit Node Update step, the decoder is also performing the Hard Decision Making step because in order for the FUs to compute equation (2.32), they first compute the summation part, which is equation (2.33), as discussed in Section 2.3. Furthermore, from equation (2.34), the elements of the hard-decision candidate codeword sequence, $\mathbf{z}[l]$, are equivalent to the sign of the elements of the sequence $\mathbf{S}[l]$, so only the sign bits of $\mathbf{S}[l]$ are output from the FUs to the PCM. The FUs can generate 360- or 180bit portions of the complete sign bit sequence, $\mathbf{z}[l]$, at a time and they are input into the PCM as they are generated. The portions that belong to the message part of the codeword are simultaneously stored in the Decoded Message Buffer as they are generated. The PCM verifies the parity-check equations, and its error output indicates whether or not the paritycheck equations are satisfied. The error output of the PCM is input into the Controller to indicate whether or not to continue decoding. If the error output indicates that all the parity-check equations are satisfied, then the message part of the candidate codeword that has been stored in the Decoded Message Buffer is the decoded message and it is the output of the decoder. The decoded message is outputted from the Decoded Message Buffer and the decoder serially. Simultaneously, a new set of LLR values may be inputted into the decoder. If the error output of the PCM indicates that not all parity-check equations are satisfied, the decoder returns to the Check Node Update step and iterate until all parity-check equations are satisfied or a maximum number of iterations is reached.

The controller is a finite state machine that controls the above mentioned data flow in the decoder, so it has connections to all seven other components available in Figure 3.2, but these connections are not shown in the block diagram to avoid congestion in the figure. The state transition diagram of the controller is shown in Figure 3.3.

The decoder's control flow begins in the IDLE state. When both inputs nd and fd_in are active, the controller enters the INIT state. During the INIT state, the LLR values are being


Figure 3.3: Controller FSM state diagram.
inputted into the decoder and the controller remains in the INIT state until all 64800 LLR values for normal frame, or 16200 LLR values for short frame, are inputted into the decoder, in which case the controller moves to the IWAIT state. The IWAIT state is a transitional state where the decoder has received all LLR values, but is not ready to perform calculations yet because some LLR values are still being written into the RAM through the FUs and the Shuffle Network. Once all the RAM values are ready, the controller goes into the CNUP state where the Check Node Update step is performed. Once the Check Node Update step is complete, the controller goes into the BNUP state where the Bit Node Update is performed. After all the Bit Node Update calculations are performed, the controller enters the CHECK state. During the CHECK state, the PCM verifies the parity-check equations. If all paritycheck equations are satisfied, error $=0$, then the controller enters the IDLE state and waits for the next frame of LLR values while outputting the decoded message. Otherwise, error $=$ 1, and the controller returns to the CNUP state to repeat the CNUP, BNUP and CHECK states. If the maximum number of iterations is reached during the CHECK state, the
controller also moves to the IDLE state and outputs the decoded message with the output err set to 1 .

There are three versions of the decoder, namely the 360-Functional-Unit (360-FU) version, the 180-Functional-Unit (180-FU) version and the hybrid 360/180-Functional-Unit (hybrid) version. Architecture of the $360-\mathrm{FU}$ version is discussed first in the sections to follow. The design and architecture of each of the components of the decoder is discussed in detail. Subsequently, the modifications required to change from the $360-\mathrm{FU}$ version to the $180-\mathrm{FU}$ and the hybrid versions are presented.

The architecture of the decoder presented in the subsequent sections are designed for the Xilinx Virtex II-Pro XC2VP100 FPGA for comparison purpose with the decoder designed by Gomes et al. 18. The discussion involving the use of the Xilinx Virtex-6 XC6VLX240T FPGA is presented in Chapter 4 .

### 3.2 Architecture of the RAM and the ROM

From the control flow discussion above, for high throughput, the ideal decoder implementation would be to have one FU for every bit and check node, where each FU can perform either (2.30) or 2.32 calculations, and all FUs would run independently, which is the fully parallel decoder architecture. However, as mentioned above, the Check Node Update and Bit Node Update calculations are never performed at the same time. Thus, the FUs are designed to be able to handle both the (2.30) and (2.32) calculations provided that they are not performed at the same time, in which case, one FU is necessary per bit node because $N>N-K$. However, in the DVB-S2 standard, $N=64800$ for normal frames and $N=16200$ for short frames, so 64800 FUs are required, which is impractical for hardware implementation because there is a limited number of hardware resources on an FPGA as described in Section 2.1

Eroz et al. 8] propose that taking advantage of the periodicity factor of $M=360$ of the parity-check matrix $\mathbf{H}$, as discussed in Section 2.3, and appropriately organizing the RAM can result in a decoder architecture that can efficiently perform the decoding by only using 360 FUs. In the following subsections, the mentioned memory organization scheme is


Figure 3.4: Edge placement and access of the Top RAM.
presented, followed by a discussion of the modules required for its implementation.

### 3.2.1 Memory Mapping Scheme

The memory mapping scheme of the LDPC decoder presented here is based on the scheme presented by Eroz et al. [8]. Each edge in the Tanner graph (or each non-zero element in the $\mathbf{H}$ matrix) is mapped to a location in the RAM, which acts as the message box for the $R$ and $Q$ values from (2.30) and (2.32), respectively, to be stored. The RAM is virtually divided into a top and a bottom RAM. The top RAM corresponds to the non-zero elements of the $\mathbf{A}$ submatrix and the bottom RAM corresponds to the non-zero elements of the $\mathbf{B}$ submatrix. During the Check Node Update and Bit Node Update steps, the FUs read the values from the RAM, process them, and write them back to the RAM. The locations from which the FUs read from the RAM depending on the $\mathbf{H}$ matrix.

Eroz et al. [8] suggest that if the RAM is organized as shown in Figure 3.4 and Figure 3.5 and each non-zero element of $\mathbf{H}$ is mapped correctly to each cell of the RAM, the RAM access during the Check Node Update step is a sequential access in the top RAM of $q$ rows


Figure 3.5: Edge placement and access of the Bottom RAM
followed by 2 rows of the bottom RAM. In Figure 3.4 and Figure 3.5, $p$ and $q$ are code-rate-specific values. $p$ is shown in Table 2.1 and Table 3.2 and it represents the number of $M=360$ check node groups and $q$ is shown in Table 3.2 and it corresponds to the row weight of the A submatrix. Furthermore, by organizing the RAM as in Figure 3.4 and Figure 3.5, only $M=360$ FUs need to be implemented and each FU only accesses and processes the values stored in one column of the top RAM and one column of the bottom RAM. During the Bit Node Update step, the rows that need to be processed are at random locations in the top RAM followed by a sequential access of rows in the bottom RAM. Thus, the address of the rows that are accessed during Bit Node Update need to be stored in the ROM for each code rate in the standard.

Relating back to the $\mathbf{H}$ matrix, during the Check Node Update step, each row of the top or bottom RAM corresponds to the set that consists of one non-zero element from each row of a check node group in $\mathbf{H}$, where a check node group is the collection of the rows $i, i+p, i+2 p, \cdots, i+(M-1) p$ of the $\mathbf{H}$ matrix, and $i=0,1,2, \cdots, p-1$ is the check node group index. Thus, when sequentially accessing the top RAM rows, the decoder is accessing the message box values that corresponds to each non-zero element of the rows in a check node group in the A submatrix. When accessing the bottom RAM rows, the decoder is accessing the message box values that corresponds to each non-zero element of the rows in a check node group in the B submatrix. In other words, if cell 0 in Figure 3.4 corresponds to a non-

Table 3.2: RAM size of all the block length and code rates in DVB-S2

| Block <br> length | Code <br> Rate | \# of check node groups | check node degree | \# of edges in top <br> RAM | \# of RAM rows |
| :---: | :---: | :---: | :---: | :---: | :---: |
| N |  | $p=\frac{N-K}{M}$ | $d_{c}$ | $q=d_{c}-2$ | $p q+2 p$ |
| 64800 | 1/4 | 135 | 4 | 2 | 540 |
|  | $1 / 3$ | 120 | 5 | 3 | 600 |
|  | 2/5 | 108 | 6 | 4 | 648 |
|  | $1 / 2$ | 90 | 7 | 5 | 630 |
|  | $3 / 5$ | 72 | 11 | 9 | 792 |
|  | $2 / 3$ | 60 | 10 | 8 | 600 |
|  | $3 / 4$ | 45 | 14 | 12 | 630 |
|  | $4 / 5$ | 36 | 18 | 16 | 648 |
|  | 5/6 | 30 | 22 | 20 | 660 |
|  | 8/9 | 20 | 27 | 25 | 540 |
|  | 9/10 | 18 | 30 | 28 | 540 |
| 16200 | 1/5 | 36 | $3.75 *$ | 1.75 | 135 |
|  | $1 / 3$ | 30 | 5 | 3 | 150 |
|  | $2 / 5$ | 27 | 6 | 4 | 162 |
|  | 4/9 | 25 | 5.4* | 3.4 | 135 |
|  | $3 / 5$ | 18 | 11 | 9 | 198 |
|  | $2 / 3$ | 15 | 10 | 8 | 150 |
|  | 11/15 | 12 | 11* | 9 | 132 |
|  | 7/9 | 10 | 12.5* | 10.5 | 125 |
|  | 37/49 | 8 | 17.13* | 15.13 | 137 |
|  | 8/9 | 5 | 27 | 25 | 135 |

## *Special Case Code Rates

zero element on row 0 of the $\mathbf{A}$ submatrix, then cells $1,2, \cdots, q-1$ correspond to the other non-zero elements on row 0 of the $\mathbf{A}$ submatrix. Furthermore, cells $p q, 2 p q, \cdots,(M-1) p q$ correspond to a non-zero element on rows $p, 2 p, \cdots,(M-1) p$, respectively.

During the Bit Node Update step, each row in the top RAM corresponds to the set that consists of one non-zero element from each column of a bit node group, where a bit node group is a collection of the columns $i, i+1, i+2, \cdots, i+(M-1)$ of the $\mathbf{A}$ submatrix,
and $i=0, M, 2 M, \cdots, K-M$ is the row index of the bit node group leader. Recall from Section 2.3 that if the locations of the non-zero elements of the leftmost column in a bit node group in the $\mathbf{A}$ submatrix, which is the bit node group leader, are $c_{0}, c_{1}, \cdots, c_{d_{b}-1}$, where $d_{b}$ is the bit node degree, which is the number of edges that are connected to that bit node, then the non-zero element locations of the other columns of the same bit node group are given by the downward cyclic shift of $c_{0}, c_{1}, \cdots, c_{d_{b}-1}$ by $p$. By mapping the RAM accordingly, the cells of a top RAM row correspond to the respective non-zero elements on each column of a bit node group. In other words, if cell 0 in Figure 3.4 corresponds to the non-zero element on row (or location) $c_{0}$ and column 0 of the $\mathbf{A}$ submatrix, then cell $p q$, which is in the same top RAM row as cell 0 , corresponds to the non-zero element on row $\left(c_{0}+p\right) \bmod (N-K)$ and column 1 of the A submatrix, cell $2 p q$ corresponds to the non-zero element on row $\left(c_{0}+2 p\right) \bmod (N-K)$ and column 2 of the $\mathbf{A}$ submatrix, and so on. Furthermore, since cell $0, p q$ and $2 p q$ are in row 0 of the top RAM, the value 0 must be stored in the ROM. Similarly, the row indices of the cell in the top RAM, which corresponds to rows $c_{1}, c_{2}, \cdots, c_{d_{b}-1}$ and column 0 of the $\mathbf{A}$ submatrix also need to be stored in the ROM because these row indices are code rate dependent.

In the $\mathbf{B}$ submatrix, the bit node groups are organized differently. The bit node groups are columns $i, i+p, i+2 p, \cdots, i+(M-1) p$ of the $\mathbf{B}$ submatrix, where $i=0,1,2, \cdots, p-1$. However, since the $\mathbf{B}$ submatrix always has two non-zero elements in sequence, except for the rightmost column, the bottom RAM to $\mathbf{B}$ submatrix correspondence during Bit Node Update is less complex. If cell $M p q$ in Figure 3.5 corresponds to the top non-zero element of column 0 of $\mathbf{B}$, then cell $M p q+1$ corresponds to the other non-zero element of column 0 and cells $M p q+2 p, M p q+4 p, \cdots, M p q+2(M-1) p$ correspond the top non-zero element of columns $p, 2 p, \cdots,(M-1) p$, respectively.

As can be seen in Figure 3.4 and Figure 3.5, the size of the top RAM is $p q \times M$ and the size of the bottom RAM is $2 p \times M$. In order for the decoder to support all 21 block length and code rate combinations, the size of the RAM must be the maximum value of $(p q+2 p) \times 360$ for each of the code rates. According to Table 3.2, the largest RAM is necessary when the block length is 64800 and the code rate is $3 / 5$, where the RAM size is $792 \times 360$. Note that in Table 3.2 there are some code rates where $q$ is not an integer. These
code rates will be discussed later.
In Section 3.3, the values stored in RAM will be shown to be 5 bits wide. Thus, the total size of the RAM is $792 \times 360 \times 5=1425600$ bits or 1.36 Mb . However, recall from Section 2.1 that the RAM in the Virtex-II Pro FPGAs are organized as 18 Kb BRAMs with various configurations. In order to implement the RAM for the decoder, the FPGA utilizes 100 18Kb BRAMs using the $1 \mathrm{~K} \times 18$ bits configuration.

Eroz et al. 8] make a one-to-one mapping of every non-zero element in the $\mathbf{H}$ matrix to every location in the RAM. The paper presents an example on how after the $\mathbf{H}$ matrix is successfully mapped to the RAM, the RAM access is sequential during the Check Node Update step and indexed during the Bit Node Update step as described above, but it only discusses the algorithm to map the bottom RAM. When mapping the $\mathbf{B}$ submatrix to the bottom RAM, the top left corner cell of the bottom RAM is unused. Subsequently, the non-zero elements in the submatrix $\mathbf{B}$ are mapped as follows:

However, Eroz et al. [8] do not present the algorithm to map the A submatrix to the top RAM. Thus, a novel algorithm is devised that can systematically map the A submatrix of any LDPC code with the same structure as the ones defined in the DVB-S2 standard to the RAM architecture as described above.

Consider the $\mathbf{H}$ matrix of the example in Eroz et al. 8] as equation (3.2).

$$
\left.\mathbf{H}=\left[\begin{array}{llllllllllllllllll}
1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0  \tag{3.2}\\
0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 \\
1 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 \\
0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 \\
0 & 1 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 1
\end{array}\right] \Rightarrow \begin{array}{l}
\mathbf{A}
\end{array}\right] \begin{aligned}
& \Rightarrow e_{0} \rightarrow e_{5}, e_{36} \\
& \Rightarrow e_{6} \rightarrow e_{11}, e_{37} \rightarrow e_{38} \\
& \Rightarrow e_{12} \rightarrow e_{17}, e_{39} \rightarrow e_{40} \\
& \Rightarrow e_{18} \rightarrow e_{23}, e_{41} \rightarrow e_{42} \\
& \Rightarrow e_{24} \rightarrow e_{29}, e_{43} \rightarrow e_{44} \\
& \Rightarrow e_{30} \rightarrow e_{35}, e_{45} \rightarrow e_{46}
\end{aligned}
$$

The parameters for this code are: $N=18, M=3, p=2$, and $q=6$. The top and bottom RAM are shown in (3.3).

$$
\operatorname{topRAM}=\left[\begin{array}{lll}
e_{0} & e_{12} & e_{24}  \tag{3.3}\\
e_{1} & e_{13} & e_{25} \\
e_{2} & e_{14} & e_{26} \\
e_{3} & e_{15} & e_{27} \\
e_{4} & e_{16} & e_{28} \\
e_{5} & e_{17} & e_{29} \\
e_{6} & e_{18} & e_{30} \\
e_{7} & e_{19} & e_{31} \\
e_{8} & e_{20} & e_{32} \\
e_{9} & e_{21} & e_{33} \\
e_{10} & e_{22} & e_{34} \\
e_{11} & e_{23} & e_{35}
\end{array}\right] \quad \text { bottomRAM }=\left[\begin{array}{lll}
x & e_{39} & e_{43} \\
e_{36} & e_{40} & e_{44} \\
e_{37} & e_{41} & e_{45} \\
e_{38} & e_{42} & e_{46}
\end{array}\right]
$$

The cells in the top and bottom RAMs are represented by $e_{i}$, which correspond to edges in the Tanner graph or non-zero elements in the $\mathbf{H}$ matrix. As shown in (3.2), the six non-zero elements in row 0 of submatrix $\mathbf{A}$ maps to $e_{0} \rightarrow e_{5}$, the six non-zero elements in row 1 maps to $e_{6} \rightarrow e_{11}$, and so on. However, in order to perform the Bit Node Update step, one needs to know exactly which non-zero element corresponds to which edge. Thus, Algorithm 1 is devised to systematically map the non-zero elements to the edges.

```
Algorithm 1 Memory Mapping Algorithm
    1. Set up top RAM with size \(p q \times M\).
    2. Label all edges sequentially as in (3.3).
    3. Identify the set of edges that corresponds to each row of submatrix \(\mathbf{A}\) as in (3.2).
    for Every bit node group of M columns in submatrix A, starting from the left do
        for Every non-zero element in the bit node group leader, starting from the top do
            \(4 a\). Identify the row where the current non-zero element is located.
            4b. Assign the lowest numbered edge available of that row to the current non-zero
            element.
            4c. From the top RAM, find the edge that was just assigned.
            4d. Identify the remaining edges that are in the same top RAM row.
            \(4 e\). Assign those edges from left to right and cyclically wrapped to the corresponding
                non-zero elements in the remaining columns of the bit node group, which are all
                downward-cyclic-shifted versions of the column to its left by \(p\).
        end for
    end for
```

In the above example, start with the non-zero element in row 0 , column 0 and assign it to $e_{0}$. The remaining edges in the same row as $e_{0}$ in the top RAM are $e_{12}$ and $e_{24}$ which are assigned to the non-zero elements in row 2 , column 1 and row 4 , column 2 , respectively. Next, row 2 , column 0 is assigned $e_{13}$ because $e_{12}$ is already used, and $e_{25}$ and $e_{1}$ is assigned to row 4, column 1 and row 0 , column 2, respectively. The process continues until all edges are assigned. Upon the completion of applying Algorithm 1 and using the mapping of the bottom RAM provided in (3.1), the following is the mapped version of matrix $\mathbf{H}$ in (3.2):

$$
\mathbf{H}=\left[\begin{array}{cccccccccccccccccc}
e_{0} & 0 & e_{1} & 0 & e_{2} & 0 & 0 & 0 & e_{3} & e_{4} & e_{5} & 0 & e_{36} & 0 & 0 & 0 & 0 & 0  \tag{3.4}\\
0 & 0 & e_{6} & e_{7} & e_{8} & 0 & e_{9} & e_{10} & 0 & 0 & 0 & e_{11} & e_{37} & e_{38} & 0 & 0 & 0 & 0 \\
e_{13} & e_{12} & 0 & 0 & 0 & e_{14} & e_{15} & 0 & 0 & 0 & e_{16} & e_{17} & 0 & e_{39} & e_{40} & 0 & 0 & 0 \\
e_{18} & 0 & 0 & 0 & e_{19} & e_{20} & 0 & e_{21} & e_{22} & e_{23} & 0 & 0 & 0 & 0 & e_{41} & e_{42} & 0 & 0 \\
0 & e_{25} & e_{24} & e_{26} & 0 & 0 & 0 & e_{27} & 0 & e_{29} & 0 & e_{28} & 0 & 0 & 0 & e_{43} & e_{44} & 0 \\
0 & e_{30} & 0 & e_{32} & 0 & e_{31} & e_{34} & 0 & e_{33} & 0 & e_{35} & 0 & 0 & 0 & 0 & 0 & e_{45} & e_{46}
\end{array}\right]
$$

From (3.4), the $\frac{\text { row }}{\text { shift }}$ coefficients can be generated. These coefficients are stored in the ROM for the Bit Node Update step and for the example above they are as follows:

| $\frac{0}{0}$ | , | $\frac{1}{1}$ | , | $\frac{6}{1}$ |
| :--- | :--- | :--- | :--- | :--- |
| $\frac{7}{0}$ | , | $\frac{2}{2}$ | , | $\frac{8}{2}$ |
| $\frac{9}{0}$ | , | $\frac{3}{1}$ | , | $\frac{10}{2}$ |
| $\frac{4}{0}$ | , | $\frac{11}{1}$ | , | $\frac{5}{2}$ |

The row coefficient indicates the locations of the top RAM rows for a given bit node group. From the example, for the leftmost bit node group, which consists of columns 0,1 and 2 of the $\mathbf{H}$ matrix, the row coefficients are 0,1 and 6 , from the top row in (3.5). These coefficients are generated from the $\mathbf{H}$ matrix in (3.4). The bit node group leader, which is column 0 of the $\mathbf{H}$ matrix in (3.4), has three non-zero elements and they are labelled $e_{0}, e_{13}$ and $e_{18}$. From (3.3), these three labels are found in rows 0,1 and 6 of the top RAM, which are the row coefficients of the bit node group. Notice that the non-zero elements on column 1 and 2 of (3.4) are also found on rows 0,1 and 6 of the top RAM in (3.3) and the respective elements resulted from the downward cyclic shift of the non-zero locations of the bit node group leader are on the same row in the top RAM, i.e. $e_{0}, e_{12}$ and $e_{24}$ are on the same row because the locations of $e_{12}$ and $e_{24}$ are downward cyclic shifts of the location of $e_{0}$ by $p=2$. The shift coefficients are generated by finding column in the top RAM in which the non-zero elements of the bit node group leader are located. For the leftmost bit node group, edges $e_{0}$, $e_{13}$ and $e_{18}$ from the bit node group leader in matrix $\mathbf{H}$ in (3.4) are in columns 0,1 and 1 of the top RAM in (3.3), respectively. Thus, the shift coefficients in the first row of (3.5) are 0,1 and 1 .

The set of coefficients presented in (3.5) are different from the ones generated by Eroz et al. [8] for the same $\mathbf{H}$ matrix, which means that the memory mapping algorithm applied is different. Nevertheless, Algorithm 1 still produces a RAM in which the same RAM access mechanism can be applied. Furthermore, in the given example, the A submatrix only has 36 non-zero elements, and the number of non-zero elements in the $\mathbf{A}$ submatrices defined in the DVB-S2 standard are in the order of $10^{5}$ for normal frames and $10^{4}$ for short frames. In order to generate the ROM coefficients for the LDPC codes in the DVB-S2 standard using Algorithm 1, the complete A submatrix needs to be generated first using the values
given in Appendix B, which are related to the non-zero element locations of the bit node group leaders. Subsequently, one can apply Algorithm 1, which searches through every nonzero element in the $\mathbf{A}$ submatrix and assign them to a cell in the top RAM. However, the completely labelled A submatrix is then reduced to the $\frac{r o w}{\text { shift }}$ coefficients to store in ROM, which only depends on the non-zero element locations of the bit node group leader. The process is cumbersome and impractical because of the large number of non-zero elements in A that are assigned a label only to be reduced back to only the non-zero elements in the bit node group leader. Therefore, a more efficient method has been devised to generate the ROM coefficients as described next.

### 3.2.2 Generation of ROM Coefficient

Upon examining Algorithm 1 more closely, one can see that only the locations of the nonzero elements of the bit node group leaders, given in Appendix B, are necessary to map the cells of the top RAM to the A submatrix. Furthermore, only the labels and positions of the cells in the top RAM of the non-zero elements in the bit node group leaders are responsible for the row and shift values given in (3.5). Thus, it would be logical to conclude that it is possible to convert the values given in Appendix B directly into the ROM coefficients. Algorithm 2 has been devised to perform this conversion more efficiently than the process described in Section 3.2.1.

Referring back to the $N=18$ example, if the LDPC code was part of the standard, the values in Appendix B would be of the form:

023
145
125
034

These values are obtained from the $\mathbf{H}$ matrix in (3.2). The bit node group leader of the leftmost bit node group has non-zero elements in rows 0,2 and 3 , and the remaining bit node group columns are the downward cyclic shift version of the bit node group leader by $p=2$. Thus, the first set of coefficients is 0,2 and 3 as found in (3.6).

```
Algorithm 2 ROM Coefficient Generation Algorithm for any code rate (except for the
special code rates discussed in Section 3.2.4
    1. Read the values from Appendix B for a particular code rate.
    2. Initialize a vector \(L U T=[0, q, 2 q, 3 q, \cdots,(p-1) q]\).
    for Every value \((g)\) read from Appendix B do
        3a. index \(=g \bmod p\)
        3b. Collect row \(=L U T(\) index \()\)
        3c. \(\operatorname{LUT}(\) index \()=L U T(\) index \()+1\)
        3d. Collect shift \(=g \div p\)
    end for
    return Every row and shift value collected
```

By applying Algorithm 2, the $\frac{\text { row }}{\text { shift }}$ values obtained in (3.5) can be generated from (3.6) and the result is identical to the ones generated using Algorithm 1 and reading the ROM coefficients from the labelled $\mathbf{H}$ matrix as described in Section 3.2.1.

Even though the generation of the ROM coefficients are performed off-line, Algorithm 2 allows the generation of the ROM coefficients more efficiently without the need to expand the values given in the standard into a complete $\mathbf{H}$ matrix. Furthermore, Algorithm 2 can be used for any LDPC code that has the same structure as the codes defined in the DVB-S2 standard.

### 3.2.3 Function and Architecture of the Shuffle Network

The shift coefficients discussed in previous sections are also stored in the ROM. These coefficients are used by the Shuffle Network to perform cyclic shifts on the outputs of the FUs before they are stored in the RAM. The outputs of the FUs need to be shifted because from the memory mapping scheme discussed in Section 3.2.1, each FU accesses and processes one column in the top RAM and one column in the bottom RAM. For example, consider the mapped $\mathbf{H}$ matrix in (3.4) and its top and bottom RAM in (3.3). Since $M=3$ in the example, 3 FUs are implemented, denoted $\mathrm{FU}_{0}, \mathrm{FU}_{1}$ and $\mathrm{FU}_{2}$ that are responsible for columns 0 , 1 and 2 respectively. Consider the top RAM access for $\mathrm{FU}_{0}$. During the Check Node Update
step, $\mathrm{FU}_{0}$ accesses top RAM cells $e_{0}, e_{1}, e_{2}, e_{3}, e_{4}$ and $e_{5}$ because they are all in row 0 of the $\mathbf{A}$ submatrix in (3.4). Since these cells are all in column $0, \mathrm{FU}_{0}$ simply needs to access contents of the cells sequentially from the RAM. Similarly, the RAM access of $\mathrm{FU}_{1}$ and $\mathrm{FU}_{2}$ are also sequential and the RAM access for all other check node groups are also performed in a similar fashion.

Assume that the new contents at the output of $\mathrm{FU}_{0}$ are written back to the same top RAM locations as they are read from at the end of the Check Node Update. During the Bit Node Update step, $\mathrm{FU}_{0}$ is responsible for processing the bit node group leader of the bit node groups. Thus, $\mathrm{FU}_{0}$ needs to process the contents in cells $e_{0}, e_{13}$ and $e_{18}$ for the leftmost bit node group, according to (3.4). In the top RAM, the contents of these cells are in row 0 , columns 0 ; row 1 , column 1 ; and row 6 , column 1 of the top RAM, respectively, which are the row and shift coefficients stored in ROM for the leftmost bit node group, as shown in (3.5). In order for $\mathrm{FU}_{0}$ to access the appropriate contents, the outputs of rows 0,1 and 6 of the top RAM must be cyclically left-shifted by 0,1 and 1 , respectively, before entering $\mathrm{FU}_{0}$. Furthermore, at the end of the Bit Node Update step, the outputs of $\mathrm{FU}_{0}$ need to be cyclically right-shifted back by 0,1 and 1 before they are stored in the RAM in order for $\mathrm{FU}_{0}$ to be able to access the appropriate cell contents during the Check Node Update of the next iteration. Thus, two shifting modules, called Shuffle Network, are necessary. One between the outputs of the RAM the inputs FUs and another one between the inputs of the RAM and the outputs of the FUs.

In order to reduce the hardware resource utilization of the FPGA, only one Shuffle Network is implemented between the outputs of the FUs and the inputs of the RAM, as shown in the top-level block diagram in Figure 3.2. This implementation is possible by implementing both left and right cyclic shift operations in the Shuffle Network. At the end of the Check Node Update step, instead of writing the outputs of the FUs back to the same locations as they were read, the outputs of the FUs are cyclically left-shifted by the shift coefficients to set up for the Bit Node Update. At the end of the Bit Node Update step, the output of the FUs are cyclically right-shifted before writing back to the RAM as previously discussed.

Furthermore, two sets of the shift coefficients are stored for more efficient ROM access. Consider the example, where the row and shift values are shown in (3.5). During the Bit

Table 3.3: row, shift and ishift coefficients in the ROM of the example

| ROM Location | row | shift | ishift |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 3 |
| 1 | 1 | 1 | 2 |
| 2 | 6 | 1 | 1 |
| 3 | 7 | 0 | 2 |
| 4 | 2 | 2 | 3 |
| 5 | 8 | 2 | 1 |
| 6 | 9 | 0 | 2 |
| 7 | 3 | 1 | 3 |
| 8 | 10 | 2 | 1 |
| 9 | 4 | 0 | 3 |
| 10 | 11 | 1 | 1 |
| 11 | 5 | 2 | 2 |

Node Update step, the shift values stored in ROM are in the same order as in (3.5), as shown in Table 3.3. Thus, the ROM access for the shift coefficients is sequential during the Bit Node Update step because the top RAM row that is accessed is indexed by the row coefficients which are in the same ROM address location as the shift coefficients. However, during the Check Node Update step, the top RAM row access is sequential, so in order to avoid the need to search for the shift coefficient from the ROM, another set of shift coefficients are stored in the ROM, called ishift. Furthermore, since another set of shift coefficients is stored in the ROM, the Shuffle Network architecture can be further simplified by implementing only the cyclic right-shift operation and store the values ishift $=M-$ shift in the ROM. In summary, in order to obtain the ishift coefficients and their respective ROM address location, sort the list of shift coefficients in increasing order of their respective row coefficients and generate the ishift values using ishift $=M$-shift. The resultant ishift values and their ROM locations are shown in Table 3.3.

As shown later in Section 3.3, the output of each FU to be stored in the RAM is a 5 -bit value. Since 360 FUs are used, the input and output of the Shuffle Network is $360 \times 5=1800$
bits wide. Furthermore, the Shuffle Network can cyclically right-shift the input of 3605 -bit values by 0 to 359 positions selected by an input. The Shuffle Network is implemented as a structure that consists of five barrel shifters. Each barrel shifter outputs a 360-bit sequence from cyclically right-shifting the 360 -bit input by 0 to 359 positions selected by an input. More details on the architecture of the barrel shifter are presented in Section 3.4.

### 3.2.4 Special Case of Code Rates in Short Frames

In Table 3.2, some code rates are marked as special case code rates, yet these code rates in the short frame are not specially marked in the standard. The reason that these code rates are marked is that the memory mapping scheme in Algorithm 1 assumes that the row weight of submatrix $\mathbf{A}$ is always constant. However, the assumption is not true in the code rates that are marked as special case code rates in Table 3.2. In these code rates, the row weight of submatrix $\mathbf{A}$ is not always constant. Moreover, these code rates have row weights of anywhere between two and five different values, as shown in Table 3.4.

The various row weights of these code rates affects the Check Node Update step because the FUs no longer always access a constant number of top RAM rows, $q$, at a given time, especially since in some of these code rates, $q$ is not an integer. This special characteristic of these code rates also affects the mapping of the edges to the non-zero elements in the $\mathbf{A}$ submatrix to the top RAM using Algorithm 1. Nevertheless, the periodicity of $M=360$ still exists, which means if row $i$ in $\mathbf{A}$, for $0 \leq i<p$, has a particular row weight, then the rows $i+p, i+2 p, i+3 p, \cdots, i+(M-1) p$, which are from the same check node group, all have the same row weight. In Table 3.4, the check node group indices identify the check node groups in the particular code rate that has the particular row weight. Using the periodicity property of the row weights, during the Check Node Update step, the FUs read the number of rows from the top RAM according to the row weight values and check node group indices given in Table 3.4, instead of always reading $q$ rows from the top RAM, which is the case for all other code rates.

Table 3.4: Row Weight of submatrix A of Problematic Code Rates

| rate | $\begin{gathered} \text { row } \\ \text { weight } \end{gathered}$ | check node group indices |
| :---: | :---: | :---: |
| 1/5 | 1 | $6,13,14,15,20,26,27,28,30$ |
|  | 2 | $\begin{aligned} & 0,1,2,3,4,5,7,8,9,10,11,12,16,17,18 \\ & 19,21,22,23,24,25,29,31,32,33,34,35 \end{aligned}$ |
| 4/9 | 2 | 4, 6, 16, 19 |
|  | 3 | 0, 5, 7, 9, 10, 15, 18, 21, 23 |
|  | 4 | $1,3,8,11,12,13,14,17,20,22$ |
|  | 5 | 2, 24 |
| 11/15 | 7 | 3 |
|  | 8 | 0, 4, 9 |
|  | 9 | 2, 6, 8, 10 |
|  | 10 | 1, 7, 11 |
|  | 11 | 5 |
| 7/9 | 9 | 1 |
|  | 10 | 0, 3, 4 |
|  | 11 | $2,5,6,7,8,9$ |
| 37/45 | 14 | 0, 1, 2, 3 |
|  | 15 | 7 |
|  | 16 | 5 |
|  | 17 | 4,6 |

For example, in code rate $37 / 45$, where $p=8$, the FUs reads the first 14 rows of the top RAM to process the check node group with index 0 , which corresponds to processing rows $0,8,16, \cdots, 2872$ of submatrix $\mathbf{A}$. Then, it reads the next 14 rows to process the check node group with index 1 , which corresponds to rows $1,9,17, \cdots, 2873$ of submatrix $\mathbf{A}$. Then, it reads the next 14 rows for check node group 2 and another 14 rows for check node group 3. Next, it reads 17 rows from the top RAM for the check node group 4, 16 rows for check


Figure 3.6: Block diagram of functional unit.
node group 5,17 rows for check node group 6 and 15 rows for check node group 7 .
For the generation of the ROM coefficients, the only modification to Algorithm 2 is the initialization of the vector $L U T$. Instead of initializing $L U T=[0, q, 2 q, 3 q, \cdots,(p-1) q]$, initialize $L U T=\left[0, r w_{0}, r w_{0}+r w_{1}, r w_{0}+r w_{1}+r w_{2}, \cdots\right]$, where $r w_{i}$ is the row weight of check node group index $i$. The rest of Algorithm 2 is executed the same way as with any other code rate.

### 3.3 Architecture of the Functional Units

The Functional Units (FUs) are used to compute the equations 2.30) and 2.32). The FU design is a modification and improvement of the serial FU architecture presented by Gomes et al. [34]. The modified FU design and architecture is presented in this section. The block diagram of a FU is shown in Figure 3.6. Each FU is a hybrid structure that is capable of performing either equation 2.30 or 2.32 . Since the two calculations are not performed simultaneously in the SPA as described in Section 2.3, the two operations are combined into one module to reduce hardware resources. The operation of the FU module is described below using the block diagram in Figure 3.6 as reference.

The FU receives the values from the RAM through the RAM IN input. Recall from Section 3.2 that during the Check Node Update step, $q$ rows from the top RAM and two rows from the bottom RAM are processed for each check node group. During the Bit Node Update step, for each bit node group the number of top RAM rows processed depends on the bit node degree, $d_{b}$, of the bit node group. Since $q$ and the bit node degree vary for each code rate, the FU has adopted a serial input architecture where one row of the RAM is accessed per clock cycle, which means that the content of one cell in the row of the RAM is sent to the RAM IN input of one FU per clock cycle.

During the Check Node Update step, when each of the RAM values are inputted, its sign bit is sent to the XOR gate at the bottom left of Figure 3.6 where the sign bits of each RAM value is accumulated in the SIGN register. The SIGN register is initialized to the value 0 through the multiplexer at its input before every set of $q+2$ input RAM values. The magnitude of each RAM value goes through the $\psi$ block, which performs the $\psi$ function as shown in (1.1) and the implementation of the function in hardware is shown in Section 3.3.1. The output of the $\psi$ function is added with the value in the ACCUM register and stored back into ACCUM to perform the summation in 2.30. The ACCUM register is also initialized to the value 0 through the multiplexer at its input by setting the LLR input to 0 . The third input of the adder/subtractor selects whether the adder/subtractor performs an addition or subtraction. During the Check Node Update step, the multiplexer to the right of the $\psi$ block in Figure 3.6 selects the value 0 for addition since the $\psi$ outputs are to be added together. The outputs of the $\psi$ function along with the sign bit of the RAM values are concatenated and stored in the FIFO, which is a first-in first-out queue. Once the ACCUM and SIGN registers have accumulated $q+2$ items, their values are concatenated and stored in the SUM FIFO. The output of the SUM FIFO is separated back into the ACCUM and SIGN register parts. The ACCUM register part is used by the subtractor/adder, where the $\psi$ output, which is stored in the FIFO for each RAM value, is read out to subtract from the accumulated sum. The third input of the subtractor/adder is used to select between the subtraction or addition operations and is controlled by a multiplexer that outputs the value 0 for subtraction during the Check Node Update step. The output of the subtraction is saturated in the SAT block, temporarily stored in the SAT REG register for pipelining
purposes and compressed by the COMP block. These operations are discussed in more detail in the following subsections. The SIGN register part of the output of the SUM FIFO is used as input of the XOR gate before the SIGN REG register. The other input of the XOR gate is the sign bit of the RAM that is stored in the FIFO. The XOR gate performs the sign "subtraction" in the second part of (2.30). The output of the XOR gate is selected by the multiplexer to be temporarily stored in the SIGN REG register for pipelining purposes. The output of the SIGN REG register is selected by the next multiplexer to be concatenated with the output of the COMP block. The combined value is the output value of RAM OUT that is sent to the Shuffle Network and subsequently stored back to the RAM.

During the Bit Node Update step, $d_{b}$ values are inputted to the FU from the RAM IN input. Since in 2.32 the sign calculations are included in the summation, as opposed to separate as in the Check Node Update step, the XOR gate and SIGN register are not used in the Bit Node Update step. The sign bit of the RAM value is simply separated from the magnitude part. The magnitude part is input into the $\psi$ block and its output goes to the adder/subtractor where the summation is accumulated in the ACCUM register. During the Bit Node Update step, the multiplexer at the select input of the adder/subtractor outputs the sign bit of the RAM IN input. Thus, if the RAM IN value is positive, then the sign bit is 0 and the adder/subtractor performs addition, otherwise it performs subtraction. The ACCUM register is initialized to the value of the LLR input, which reads the values from the LLR Buffer, to add the $\lambda_{j}$ term in (2.32) to the summation. Similar to the Check Node Update step, the output of the $\psi$ function and the sign bit of the RAM IN input are stored in the FIFO. Once $d_{b}$ values have been accumulated, the resultant sum in the ACCUM register is stored in the SUM FIFO. Similar to the Check Node Update step, the SUM FIFO output is input into the subtractor/adder, where each $\psi$ output value stored in the FIFO are to be subtracted from the sum. Since the sign and magnitude values are used together in the calculation in the Bit Node Update step, the sign bit from the FIFO is selected by the multiplexer to be used as the select input of the subtractor/adder, such that if the sign of the value from the FIFO is positive the subtractor/adder performs subtraction, otherwise it performs addition. The value stored in the SUM FIFO is also the $S_{j}$ value in equation (2.33) of the Hard Decision Making step. Thus, its sign bit, which is $z_{j}$ in (2.34), is
temporarily stored in the CHECK register for pipelining purposes and used as the CHECK output of the FU that is sent to the Parity Check Module (PCM) and Decoded Message Buffer. The output of the subtractor/adder is separated into the magnitude and sign parts. The magnitude part is saturated through the SAT block, temporarily stored in the SAT REG register for pipelining purposes, and compressed by the COMP block. The sign part is selected by the multiplexer to be stored temporarily stored in the SIGN REG register and subsequently selected by the next multiplexer to be combined with the COMP block output to form the RAM OUT output of the FU.

According to the memory mapping scheme discussed in Section 3.2.1, 360 FUs are required for the implementation of the decoder. These 360 FUs operate in parallel and independent from each other, such that all rows or columns of the same check node group or bit node group, respectively, are processed simultaneously. Collectively, all 360 FUs begin all the calculations for a check node group or bit node group together, finish all the calculations together and begin the calculations of the next check node group or bit node group together. Furthermore, the 360 outputs of the 360 FUs to be written back to the RAM always belong to the same row in the RAM, as 360 values were read together from the RAM to be inputs of the 360 FUs.

Since 360 FUs are required in the implementation of the LDPC decoder, any reduction in the hardware resource utilization of one FU results in a 360 times reduction in the hardware resource utilization of the decoder. The following subsections discuss the modifications of the FU in Figure 3.6 from the original serial architecture FU design presented by Gomes et al. [34] to reduce hardware resource utilization. Furthermore, other modifications that result in better control flow and performance of the decoder are also presented.

### 3.3.1 Implementation of the $\psi$ Function

The main modification of the FU design from the original serial FU architecture by Gomes et al. [34] is the usage of adders and the $\psi$ function, instead of the boxplus and boxminus operations. The block diagram of the implementation of these two functions are shown in Figure 3.7 and Figure 3.8. In the FU design in Figure 3.6, the boxplus function is replaced by the adder/subtractor before the ACCUM register and the boxminus function is replaced


Figure 3.7: Block Diagram of the boxplus unit.


Figure 3.8: Block Diagram of the boxminus unit.
by the subtractor/adder at the output of the SUM FIFO. These modifications are possible with the usage of the $\psi$ function to implement the equations 2.30 and 2.32 instead of the equations used by Gomes et al. [34]. Furthermore, these modifications reduce the hardware resource utilizations of the decoder as long as the implementation of the $\psi$ function is less complex than the boxplus and boxminus functions in Figure 3.7 and Figure 3.8. Thus, the implementation of the $\psi$ function is discussed in this section.

The $\psi$ block in Figure 3.6 is the implementation of the $\psi$ function in (1.1). The graph of the function is shown in Figure 1.1 and in Figure 3.9. Notice from Figure 3.9 that for large input values, the output becomes arbitrarily small. Due to its non-linearity and constantly increasing slope, Zhang et al. [20] have suggested a variable precision quantization scheme,


Figure 3.9: Graph of the $\psi$ function and its approximation.
as presented in Section 1.1. However, using this quantization scheme for both the inputs and outputs of the $\psi$ block, requires the outputs to be converted from the variably quantized format to two's complement format before they can be used by the adder/subtractor and accumulated in the ACCUM register in Figure 3.6, which increases hardware resource utilization. Thus, the FU utilizes the variable precision quantization scheme only for the inputs of the $\psi$ function. The outputs of the $\psi$ block are 6 -bit fixed point value in 2.4 format, where the most significant two bits are the integer part and the least significant four bits are the fractional part of the value. Using the variable quantization scheme, Table 3.5 is generated. Table 3.5 is sorted in sequential order of the binary value of the input and the output decimal $\psi$ values are not quantized, but the binary output values are generated by quantizing the decimal values in 2.4 format.

Direct implementation of Table 3.5 requires a 6 -bit input, 6 -bit output Boolean function, which is a $2^{6} \times 6$-bit LUT. Oh and Parhi [21] have suggested a method of reducing the LUT size as discussed in Section 1.1. Applying a similar method, the "Comp." column in Table 3.5 is generated. As a result, the $\psi$ function can be implemented as a $2^{4} \times 6$-bit LUT

Table 3.5: $\psi$ Function Quantization Scheme

| Input |  | Output |  |  | Input |  | Output |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dec. | Bin. | Dec. | Bin. | Comp. | Dec. | Bin. | Dec. | Bin. | Comp. |
| 0.00000 | 0.00000 | Inf | 11.1111 | 11.1111 | 4.000 | 100.000 | 0.0366 | 00.0001 | 00.0000 |
| 0.03125 | 0.00001 | 4.1590 | 11.1111 |  | 4.125 | 100.001 | 0.0323 | 00.0001 |  |
| 0.06250 | 0.00010 | 3.4661 | 11.0111 | 11.0100 | 4.250 | 100.010 | 0.0285 | 00.0000 |  |
| 0.09375 | 0.00011 | 3.0610 | 11.0001 |  | 4.375 | 100.011 | 0.0252 | 00.0000 |  |
| 0.12500 | 0.00100 | 2.7739 | 10.1100 | 10.1011 | 4.500 | 100.100 | 0.0222 | 00.0000 |  |
| 0.15625 | 0.00101 | 2.5515 | 10.1001 |  | 4.625 | 100.101 | 0.0196 | 00.0000 |  |
| 0.18750 | 0.00110 | 2.3701 | 10.0110 | 10.0101 | 4.750 | 100.110 | 0.0173 | 00.0000 |  |
| 0.21875 | 0.00111 | 2.2170 | 10.0011 |  | 4.875 | 100.111 | 0.0153 | 00.0000 |  |
| 0.25000 | 0.01000 | 2.0846 | 10.0001 | 10.0001 | 1.000 | 101.000 | 0.7719 | 00.1100 | 00.1010 |
| 0.28125 | 0.01001 | 1.9682 | 01.1111 |  | 1.125 | 101.001 | 0.6737 | 00.1011 |  |
| 0.31250 | 0.01010 | 1.8644 | 01.1110 | 01.1101 | 1.250 | 101.010 | 0.5895 | 00.1001 |  |
| 0.34375 | 0.01011 | 1.7708 | 01.1100 |  | 1.375 | 101.011 | 0.5169 | 00.1000 |  |
| 0.37500 | 0.01100 | 1.6856 | 01.1011 | 01.1011 | 1.500 | 101.100 | 0.4539 | 00.0111 | 00.0110 |
| 0.40625 | 0.01101 | 1.6076 | 01.1010 |  | 1.625 | 101.101 | 0.3990 | 00.0110 |  |
| 0.43750 | 0.01110 | 1.5356 | 01.1001 | 01.1000 | 1.750 | 101.110 | 0.3511 | 00.0110 |  |
| 0.46875 | 0.01111 | 1.4689 | 01.1000 |  | 1.875 | 101.111 | 0.3092 | 00.0101 |  |
| 0.50000 | 0.10000 | 1.4063 | 01.0111 | 01.0101 | 2.000 | 110.000 | 0.2723 | 00.0100 | 00.0011 |
| 0.53125 | 0.10001 | 1.3488 | 01.0110 |  | 2.125 | 110.001 | 0.2400 | 00.0100 |  |
| 0.56250 | 0.10010 | 1.2944 | 01.0101 |  | 2.250 | 110.010 | 0.2116 | 00.0011 |  |
| 0.59375 | 0.10011 | 1.2432 | 01.0100 |  | 2.375 | 110.011 | 0.1866 | 00.0011 |  |
| 0.62500 | 0.10100 | 1.1950 | 01.0011 | 01.0010 | 2.500 | 110.100 | 0.1645 | 00.0011 |  |
| 0.65625 | 0.10101 | 1.1494 | 01.0010 |  | 2.625 | 110.101 | 0.1451 | 00.0010 |  |
| 0.68750 | 0.10110 | 1.1062 | 01.0010 |  | 2.750 | 110.110 | 0.1280 | 00.0010 |  |
| 0.71875 | 0.10111 | 1.0652 | 01.0001 |  | 2.875 | 110.111 | 0.1130 | 00.0010 |  |
| 0.75000 | 0.11000 | 1.0262 | 01.0000 | 01.0000 | 3.000 | 111.000 | 0.0997 | 00.0010 | 00.0000 |
| 0.78125 | 0.11001 | 0.9891 | 01.0000 |  | 3.125 | 111.001 | 0.0879 | 00.0001 |  |
| 0.81250 | 0.11010 | 0.9538 | 00.1111 |  | 3.250 | 111.010 | 0.0776 | 00.0001 |  |
| 0.84375 | 0.11011 | 0.9200 | 00.1111 |  | 3.375 | 111.011 | 0.0685 | 00.0001 |  |
| 0.87500 | 0.11100 | 0.8878 | 00.1110 | 00.1110 | 3.500 | 111.100 | 0.0604 | 00.0001 |  |
| 0.90625 | 0.11101 | 0.8569 | 00.1110 |  | 3.625 | 111.101 | 0.0533 | 00.0001 |  |
| 0.93750 | 0.11110 | 0.8274 | 00.1101 |  | 3.750 | 111.110 | 0.0470 | 00.0001 |  |
| 0.96875 | 0.11111 | 0.7991 | 00.1101 |  | 3.875 | 111.111 | 0.0415 | 00.0001 |  |

Table 3.6: $\psi$ function LUT

| Input | Output | Input | Output |
| :---: | :---: | :---: | :---: |
| 0000 | 11.1111 | 1000 | 01.0101 |
| 0001 | 11.0100 | 1001 | 01.0010 |
| 0010 | 10.1011 | 1010 | 01.0000 |
| 0011 | 10.0101 | 1011 | 00.1110 |
| 0100 | 10.0001 | 1100 | 00.0000 |
| 0101 | 01.1101 | 1101 | 00.1010 |
| 0110 | 01.1011 | 1110 | 00.0110 |
| 0111 | 01.1000 | 1111 | 00.0011 |

instead of a $2^{6} \times 6$-bit LUT. The resultant LUT to approximate the $\psi$ function is shown in Table 3.6 and its graph is shown with the dashed lines in Figure 3.9.

One parameter that can be used to measure the precision of the $\psi$ function approximation in Table 3.6 compared to the actual value of $\psi$ as given in (1.1) is the root mean square error (RMSE). The RMSE between two vectors, $\mathbf{y}_{1}=\left(y_{1,0}, y_{1,1}, \cdots, y_{1, n-1}\right)$ and $\mathbf{y}_{2}=\left(y_{2,0}, y_{2,1}, \cdots, y_{2, n-1}\right)$, of length $n$ is given by the following equation:

$$
\begin{equation*}
\mathrm{RMSE}=\sqrt{\frac{\sum_{i=0}^{n-1}\left(y_{1, i}-y_{2, i}\right)^{2}}{n}} \tag{3.7}
\end{equation*}
$$

Since (3.7) uses a vector of discrete values for $\mathbf{y}_{1}$ and $\mathbf{y}_{2}$, rather than a continuous function, a vector $\mathbf{x}$ is selected to be a sequence of sequential value between 0.03 and 4 in steps of 0.000001 to compute $\psi(\mathbf{x})$ and the approximation of $\psi(\mathbf{x})$. Applying 3.7) on the two resultant vectors, the RMSE value is found to be 0.0719 . Since the RMSE value of the approximation of the $\psi$ function is not published for the decoders reviewed in Section 1.1, no comparisons are drawn from the result. However, the RMSE result presented can be used as a comparison benchmark for future improvements on the approximation of the $\psi$ function.

Oh and Parhi [21] also propose a compression function (COMP) that compresses the values of the RAM OUT output. According to Figure 3.6, the magnitudes of the RAM IN inputs enter the $\psi$ block immediately after they are inputted. Since the $\psi$ function LUT

Table 3.7: Compression Function LUT

| Input | Output | Input | Output |
| :---: | :---: | :---: | :---: |
| 00.0000 | 0000 | 00.100 x | 1000 |
| 00.0001 | 0001 | 00.101 x | 1001 |
| 00.0010 | 0010 | 00.110 x | 1010 |
| 00.0011 | 0011 | 00.111 x | 1011 |
| 00.0100 | 0100 | 01.0 xxx | 1101 |
| 00.0101 | 0101 | 01.1 xxx | 1110 |
| 00.0110 | 0110 | $10 . \mathrm{xxxx}$ | 1111 |
| 00.0111 | 0111 | $11 . \mathrm{xxxx}$ | 1100 |

only has a 4-bit input value, even if the RAM IN input has more than 4 bits, it would need to be rounded off or truncated to be used by the $\psi$ block. Thus, the result of the subtractor/adder is compressed through the COMP block to reduce the two's complement value into a 4 -bit value. The generated 4 -bit value corresponds to the 4 -bit input of the $\psi$ block, so the compression function is obtained by finding the set of input values that would generate the same $\psi$ output, group them together and assign them the 4 -bit value in Table 3.6 that generates the corresponding $\psi$ output value. The resultant LUT is shown in Table 3.7. By doing so, the values in the RAM are 4 magnitude bits +1 sign bit $=5$ bits wide. Furthermore, from Table 3.7, the input values of the COMP block are 6 bits wide and they are interpreted with the 2.4 format. Any value larger than 11.1111 in binary, which is 3.9375 in decimal, is saturated to 6 bits because from Table 3.5, any input to the $\psi$ function larger than the decimal value 3.0 outputs 000000 . Thus, the SAT block is used before the COMP block to saturate the values to 6 bits wide.

### 3.3.2 Usage and Design of the SUM FIFO

The SUM FIFO is one of the blocks that is not in the serial FU architecture by Gomes et al. [34], where a sum register is used instead. The use of the SUM FIFO improves the control flow of the FU that is made difficult by the variation in the number of RAM IN values
that are inputted into the FU. Consider the normal frame code rate $1 / 4$ LDPC code in the DVB-S2 standard. In the A submatrix of this code, there are columns with twelve, three, two and one non-zero elements, i.e. the bit node degrees, $d_{b}$, of the bit node groups can be any of the four values. During the Bit Node Update step, the FU begins with processing sets of twelve RAM IN values. When the last set of twelve RAM IN values is inputted, RAM IN inputs sets of three RAM IN values. However, when the first set of three RAM IN values have finished inputting, the FU is still producing the RAM OUT values using sum value from the last set of twelve RAM IN values and subtracting it from the values in the FIFO. If a sum register is used instead of the SUM FIFO, the inputting of the set of three RAM IN values must be suspended after the last set of twelve RAM IN values are inputted, until the sum register value is ready to be overwritten. However, using the SUM FIFO, the set of three RAM IN values does not need to be suspended and the resultant summation value is queued in the SUM FIFO, while the RAM OUT values from the last set is computed. By using the SUM FIFO instead of the sum register, the control flow of the FU is improved because the flow of RAM IN values does not need to be suspended in situations described above. However, the trade-off is an increase in hardware resource utilization. Nevertheless, the size of the SUM FIFO may be reduced by making an observation about the RAM IN values that are inputted.

The ACCUM register and adder/subtractor in Figure 3.6 perform the summation part of equations (2.30) and (2.32). Given the code specified in the DVB-S2 standard [6], the maximum number of RAM values that are added together in 2.30 and 2.32 are 30 and 13, respectively. Since the FU performs both the Check Node Update and Bit Node Update steps, the maximum number of values that would be accumulated in the FU is 30 . Thus, the bit width of the ACCUM register and the adder/subtractor are equal to the number of bits of each value that is added, which is 1 sign bit + the 6 -bit output of $\psi$, plus the ceiling of $\log _{2}$ of the number of items added together. Thus, the ACCUM register size is $7+\left\lceil\log _{2}(30)\right\rceil=7+5=12$. However, since the sum stored in the ACCUM register is subsequently stored in the SUM FIFO and subtracted by exactly one $\psi$ output value, saturated and then compressed to generate the output values of the FU , the width of the SUM FIFO can be reduced.

According to Table 3.6, the maximum output of the $\psi$ function is 11.1111 in binary, which is 011.1111 in two's complement binary and 3.9375 in decimal. Thus, the maximum possible sum stored in the ACCUM register is $3.9375 \times 30=118.125$, which is 01110110.0010 in a 12-bit two's complement binary. Subsequently, this sum must be subtracted by one value from the FIFO at a time, whose maximum is the maximum output of the $\psi$ function, namely 3.9375 in decimal. The difference is then compressed through the LUT given in Table 3.7. However, according to Table 3.7, any value greater than 11.0000 in binary, or 3.0 in decimal, is compressed to 1100 in binary. Thus, if the sum stored in the ACCUM register is greater than $3.0+3.9375=6.9375$ in decimal or 0110.1111 in two's complement binary, regardless of the FIFO value that is subtracted from it, the result is always greater than or equal to 3.0 in decimal or 011.0000 in two's complement binary. This result is passed to the ABS block, which converts the value to a number greater than or equal to 11.0000 in binary. Finally, any value greater than or equal to 11.0000 in binary is compressed to 1100 through the COMP block and according to Table 3.7. Therefore, the value in the ACCUM register can be reduced from 12 bits to 8 bits before storing in the SUM FIFO and the SUM FIFO is only 8 bits wide because if the sum result stored in the SUM FIFO is greater than or equal to 0110.1111 in binary, the RAM OUT output is always 1100 regardless of the values stored in the FIFO.

### 3.3.3 LLR Value Update

In the Hard Decision Making step of the SPA algorithm, the LLR values $\left(\lambda_{j}\right)$ always remain the same and in essence, the second part of (2.33) adjusts the value of the LLR in order to produce $S_{j}$ and its sign bit, $z_{j}$, is used for parity checking. 2.33) has no problems as long as the LLR values and the summation have infinite or high precision. A performance degradation occurs when the decoder has finite precision and is restricted by the hardware resources. In infinite precision, assume that the magnitude of the LLR value in a certain position is close to 0 and the sign bit is positive, which means the LLR value indicates that its hard-decision bit is 0 and it has a lower reliability. In addition, assume that the correct transmitted hard-decision bit of the codeword is actually 1. Furthermore, assume that the summation part of the $(2.33)$ is negative and the magnitude is also close to 0 but larger than
the magnitude of the LLR value. Applying (2.33), $S_{j}$ is a negative value, which decodes to hard-decision bit 1 and decoding is correct. In finite precision, due to truncation of values and approximations of $\psi$ function, after multiple iterations of the SPA, the small magnitude of the summation part may become smaller than the magnitude of the LLR value, in which case the result of 2.33 remains positive and the hard-decision bit is erroneously decoded to 0 causing the decoder to continue the SPA instead of exiting with the correct decoded bit.

To improve the performance of the decoder, the LLR values may be updated by adding or subtracting by 1.0 decimal. The sign bit of the LLR value and the sign bit of the SUM FIFO value stored in the CHECK register determine if any changes to the LLR value are necessary. If the sign of the LLR value is the same as value in the CHECK register, then the LLR value and $S_{j}$ have the same sign, so no change is needed. If the sign of the LLR value and the value in the CHECK register are different, when the LLR value is updated by adding 1.0 if LLR is negative and subtracting 1.0 if LLR is positive. By doing so, the LLR value adjusts its reliability value towards what $S_{j}$ suggests its sign is and reduces the number of iterations necessary.

### 3.3.4 The Initialization Step

During the Initialization step of the SPA, the LLR values are inputted into the decoder into the LLR Buffer. Subsequently, these values are stored in the RAM when assigning each LLR value to a bit node message box. Since the RAM values are compressed using the COMP block in the FU, the LLR values also need to be compressed before storing into the RAM in the Initialization step. In order to avoid implementing a set of COMP blocks external to the FU, the LLR values are input into the FUs during the Initialization step through the LLR input in the middle of the block diagram in Figure 3.6. The multiplexer selects the LLR value instead of the SAT REG register value to be used by the ABS and COMP blocks. The sign bit of LLR is selected by the multiplexer in the bottom right to be combined with the output of the COMP block to form the RAM OUT output value. By doing so, the hardware resources for the ABS and COMP blocks are efficiently utilized because the calculation of (2.30) and 2.32) for the Check Node Update and Bit Node Update steps are not being carried out during the Initialization step.

### 3.4 Architecture of the Parity Check Module

The Parity Check Module ( PCM ) is used to verify the parity-check equations during the Hard Decision Making step in the SPA. The parity check equations as shown in $(2.24)$ that are used during the encoding of DVB-S2 LDPC codes are also used in the decoder, except they are expressed as follows:

$$
\begin{align*}
0 & =a_{0,0} u_{0} \oplus a_{0,1} u_{1} \oplus \cdots \oplus a_{0, K-1} u_{K-1} \oplus p_{0} \\
0 & =a_{1,0} u_{0} \oplus a_{1,1} u_{1} \oplus \cdots \oplus a_{1, K-1} u_{K-1} \oplus p_{0} \oplus p_{1} \\
0 & =a_{2,0} u_{0} \oplus a_{2,1} u_{1} \oplus \cdots \oplus a_{2, K-1} u_{K-1} \oplus p_{1} \oplus p_{2}  \tag{3.8}\\
& \vdots \\
0 & =a_{N-K-1,0} u_{0} \oplus a_{N-K-1,1} u_{1} \oplus a_{N-K-1, K-1} u_{K-1} \oplus p_{N-K-2} \oplus p_{N-K-1}
\end{align*}
$$

where the difference is that the parity bits are moved to the right hand side of the equations. To verify the parity-check equations, the $N$ hard-decision decoded bits, $z_{j}$, generated at the CHECK output of the FUs are inserted into the parity-check equations and if all parity-check equations are true, i.e. the right hand side of the equations equals to 0 , the parity-check equations are verified. However, since each of the twenty-one different frame and code rate combinations have different parity-check equations, a PCM that verifies each of them separately is required. Too many hardware resources are required if each set of parity check equations for each code rate is implemented separately on the FPGA. The PCM architecture presented in this section has the ability to verify the parity-check equations for any LDPC code in the DVB-S2 standard. The design of the PCM is similar to the design of a DVB-S2 LDPC encoder because in both cases, the parity-check equations are implemented, except the encoder uses the message bits to generate the parity bits and the PCM uses both the message bits and the parity bits to verify whether or not the parity-check equations are satisfied. Thus, the architecture of the PCM is based on the DVB-S2 LDPC encoder designed by Gomes et al. [35]. The algorithm of the PCM is shown in Algorithm 3.

```
Algorithm 3 Algorithm of the Parity Check Module
    Initialize \(\mathbf{S}\) to all 0
    Get the first \(\mathbf{v}\) from the FUs
    for each of the rows in Appendix B do
        for \(r=\) each element in each row do
            \(\mathbf{S}(r \bmod p,:)=\mathbf{S}(r \bmod p,:) \oplus \operatorname{rot}_{r \div p}(\mathbf{v})\)
        end for
        \(\mathbf{v}=\) next \(\mathbf{v}\) from the FUs
    end for
    Get the first \(\mathbf{p}\) from the FUs
    for \(i=0\) to \(p-1\) (each row index of \(\mathbf{S}\) ) do
        for \(j=0\) to 1 do
            if \(i=p-1\) (last row of \(\mathbf{S})\) and \(j=1\) then
                \(\mathbf{S}((i+j) \bmod p,:)=\mathbf{S}((i+j) \bmod p,:) \oplus \operatorname{rot}_{1}(\mathbf{p})\)
            else
                \(\mathbf{S}((i+j) \bmod p,:)=\mathbf{S}((i+j) \bmod p,:) \oplus \mathbf{p}\)
            end if
        end for
        \(\mathbf{p}=\) next \(\mathbf{p}\) from the FUs
    end for
    if number of non-zero values in \(\mathbf{S} \leq 0\) then
        PASS PARITY CHECK
    else
        FAIL PARITY CHECK
    end if
```

Consider the binary matrix $\mathbf{S}$ as follows:

$$
\mathbf{S}=\left[\begin{array}{ccccc}
S_{0} & S_{p} & S_{2 p} & \cdots & S_{(M-1) p}  \tag{3.9}\\
S_{1} & S_{p+1} & S_{2 p+1} & \cdots & S_{(M-1) p+1} \\
S_{2} & S_{p+2} & S_{2 p+2} & \cdots & S_{(M-1) p+2} \\
\vdots & \vdots & \vdots & \ddots & \vdots \\
S_{p-1} & S_{2 p-1} & S_{3 p-1} & \cdots & S_{N-K-1}
\end{array}\right]
$$

where $M=360$ and $p$ is the code rate dependent parameter as shown in Table 2.1. During the operations of the PCM, each element of $\mathbf{S}$ is initialized to 0 . Recall from Section 3.3 that the 360 FUs generate 360 CHECK output values of 1 bit each simultaneously, which are 360 of the $z_{j}$ values in 2.34 and are inputted into the PCM. If these 360 bits of CHECK output values are corresponds to the message part of the codeword, i.e. they correspond to $z_{j}$ where $0 \leq j \leq K-1$, then they form a vector, $\mathbf{v}$, that is used to update the $\mathbf{S}$ matrix as they get generated using the following equation:

$$
\begin{equation*}
\mathbf{S}(r \bmod p,:)=\mathbf{S}(r \bmod p,:) \oplus \operatorname{rot}_{r \div p}(\mathbf{v}) \tag{3.10}
\end{equation*}
$$

where $\mathbf{S}(x,:)$ is the 360 -bit vector formed by row $x$ of matrix $\mathbf{S}, \operatorname{rot}_{y}(\mathbf{v})$ is the $\mathbf{v}$ vector cyclically right-shifted by $y$ positions, $r$ is a value obtained from Appendix B for a given code rate and $\oplus$ is the module- 2 addition operator. Lastly, let $\mathbf{p}$ be the 360 -bit vector formed by the 360 CHECK output values from the FUs that corresponds $z_{j}$ where $K \leq j \leq N-1$. Using the aforementioned notations, the operation of Algorithm 3 is discussed below.

The algorithm initializes all the values in $\mathbf{S}$ to 0 . As the 360 CHECK output bits are generated from the FUs and inputted into the PCM, the matrix $\mathbf{S}$ is updated according to equation (3.10). Since the FUs first generate the message part of the potential codeword, these bits form the $\mathbf{v}$ vector and the first for loop is executed. According to Algorithm 3, each vector $\mathbf{v}$ updates as many rows of $\mathbf{S}$ as there are elements in the rows in Appendix B, which is the bit node degree, $d_{b}$, of the bit node group. When all the values in Appendix B are exhausted, all the CHECK output bits of the message part of the potential codeword are also exhausted and the first for loop exits. The second for loop begins and the 360 CHECK output bits correspond to the redundant checking part of the potential codeword and forms the vector $\mathbf{p}$. During the second for loop, the two consecutive rows of the $\mathbf{S}$ are updated for every $\mathbf{p}$ vector using the following equation:

$$
\begin{equation*}
\mathbf{S}((i+j) \bmod p,:)=\mathbf{S}((i+j) \bmod p,:) \oplus \mathbf{p} \tag{3.11}
\end{equation*}
$$

Notice that (3.11) is similar to (3.10), except the row indices of $\mathbf{S}$ are different and there is no cyclic right-shift operation on the $\mathbf{p}$ vector, except when the last $\mathbf{p}$ vector is inputted, in which case $\mathbf{p}$ is cyclically right-shifted by one. Upon the completion of the second for loop, all the


Figure 3.10: Block diagram of parity check module.

360 CHECK outputs from the FUs are also exhausted and the resultant matrix $\mathbf{S}$ contains the result of all the parity-check equations. Each element in the $\mathbf{S}$ matrix corresponds to the result of one parity-check equation in (3.8). Thus, if all the elements in the $\mathbf{S}$ matrix are equal to zero, then the potential codeword is said to pass parity-check verification and becomes the decoded codeword, otherwise, decoding is not complete and the decoder returns to the Check Node Update step and iterates.

It is important to note that Algorithm 3 only works with control flow of the decoder as described in this chapter due to the order that the $\mathbf{v}$ and $\mathbf{p}$ are generated. In the decoder presented when the FUs generate the message part of the potential codeword, the 360 CHECK output bits are generated in sequential order, i.e. bits $0 \rightarrow 359$ of the codeword are generated, followed by bits $360 \rightarrow 719$, and so on. When the redundant checking part of the potential codeword is generated, the sets of 360 CHECK output bits are generated as follows: bits $0, p, 2 p, \cdots, 359 p$ of the redundant check part are generated, followed by bits $1, p+1,2 p+1, \cdots, 359 p+1$, and so on. According to this order of bit generation, after the first for loop in Algorithm 3, the $\mathbf{S}$ matrix contains the $\oplus$ sum of all $a_{x, y} u_{x}$ in equation (3.8). The second for loop in Algorithm 3 completes the parity check equations by applying $\oplus p_{z}$ to the values already in $\mathbf{S}$.

The block diagram of the PCM is shown in Figure 3.10. The main components of the PCM are the barrel shifter (BS), dual-port RAM and the ones counter (OC). The 360


Figure 3.11: Block diagram of the barrel shifter.

CHECK output bits from the FUs enter the PCM through the MSG input. The MSG input is shifted by the BS by the number of positions as selected by the SHIFT input. The values inputted into the SHIFT input of the PCM are the same shift values generated by Algorithm 2. The BS performs the $\operatorname{rot}_{y}(\mathbf{v})$ and $\operatorname{rot}_{1}(\mathbf{p})$ operations in (3.10) and (3.11), respectively.

The BS is a cyclic right-shift operation that is able to rotate 360 bits of data by any number of positions. The BS used in this design is a multi-stage multi-level logarithmic shifter as discussed by Neto and Vestias [45]. The BS consists of 3 2-stage shifters (i.e. 4:1 multiplexers) and a final stage of 3 -stage shifter (i.e. 8:1 multiplexers). The block diagram is shown in Figure 3.11. The reason for this selection is because recall from Section 2.1 that the Virtex-II Pro FPGA can realize a 4:1 multiplexer using one slice and 8:1 multiplexers using two slices. Thus, using 4:1 or 8:1 multiplexers, the BS can be mapped efficiently to the FPGAs.

The output of the BS goes into one of the inputs of the XOR gate, which performs the $\oplus$ operation. The other input of the XOR gate is the doutb output of the dual-port RAM, where the $\mathbf{S}$ matrix is stored. The doutb output of the RAM is selected by the addrb input of the RAM, which is controlled by the ADDR input. The values of the ADDR input are either
the values of $r \bmod p$, which is stored in the ROM along with the other values mentioned in Section 3.2.2, or a counter, which outputs $(i+j) \bmod p$. The output of the XOR gate is selected by the multiplexer to be stored back in the RAM through the dina input of the RAM to complete the assignment of the rows of $\mathbf{S}$ in (3.10) and (3.11). The dina input of the RAM writes into the RAM location selected by the addra input, which is the value of ADDR delayed by one clock cycle through the ADDR REG register. The delay is added because the doutb output has a one clock cycle delay, so the dina input value is not computed until one clock cycle after the ADDR input selects the row in the RAM to output in doutb.

Since the dual-port RAM stores the $\mathbf{S}$ matrix in (3.9), its dimensions are $p \times M$ bits. In order to support all the code rates in the DVB-S2 standard, where the maximum $p=135$, the RAM is $135 \times 360$ bits. A dual port RAM is used since the RAM values are read out from one port, looped back and XORed with the incoming bits in order to evaluate equations (3.10) and (3.11). The dual-port RAM is implemented on the FPGA using BRAMs. Recall from Section 2.1 that the BRAM can have a $512 \times 36$ bit configuration. Thus, the dual-port RAM is implemented using 1018 Kb BRAMs on the Virtex-II Pro FPGA.

Notice that during the second for loop, rows 0 and 1 of the $\mathbf{S}$ matrix are updated first, followed by rows 1 and 2. After the PCM updates rows 1 and 2 during the second for loop, row 1 is never updated again. Thus, after rows 1 and 2 update the contents of row 1 are the result of the parity-check equations in that row, so row 1 is reset to a vector of zeros through the multiplexer at the dina input and the contents of row 1 , which is at the output of the XOR gate, are sent to the OC. Subsequently, after rows 2 and 3 are updated, the contents of row 2 are sent to the OC, after rows 3 and 4 are updated, the contents of row 3 are sent to the OC, and so on until finally rows $p$ and 0 are updated, the contents of both rows are sent to the OC and the RAM is completely reset to zeros to prepare for the next iteration.

At the OC, the 360 -bit vectors are counted for the number of non-zero elements. After every 360-bit vector is counted, the 1-bit result is accumulated in the ONE REG register. The OC does not need to count the exact number of non-zero elements in the 360 -bit vector, instead it simply needs to determine whether or not there are any non-zero elements in matrix $\mathbf{S}$ because the decoder does not require the exact number of parity-check equations that are not satisfied. Thus, if there are no non-zero elements in the 360 -bit vector the


Figure 3.12: Block diagram of ones counter.
output of the OC is 0 , otherwise it is 1 . The OC is designed as a tree of 4 -input OR gates, except for the last stage that has a 6 -input OR gate, as shown in Figure 3.12. The use of 4-input OR gates is because recall from Section 2.1 that the Virtex-II Pro FPGA's slices have two 4-input LUTs, so the 4-input OR gate maps efficiently to the FPGA. In addition, the slices have internal circuits that can implement a 6 -input function using only one slice, which means the 6 -input OR gate at the final stage only requires one slice. If the final stage of the OC is implemented as two 3-input OR gates and one 2-input OR gate, then three LUTs, which is more than one slice, are required.

After the processing of rows $p$ and 0 of the $\mathbf{S}$ matrix, the output of the OC bypasses the storage in the ONE REG register, combines with the value in the ONE REG register and is stored in the ERR REG register. Thus, when the contents of all the rows in the $\mathbf{S}$ matrix are processed by the OC, the ERR REG register stores the value that indicates whether or not there any non-zero results among all the parity-check equations and its value is sent out
of the PCM through the ERR output to the controller of the decoder. If the ERR output is 0 , then all the parity-check equations are satisfied, otherwise the value is 1 and one or more parity-check equations do not equal to 0 . Using the control flow of the PCM as described, the ERR output is generated 3 clock cycles after the set of 360 MSG input bits of the last bit node group is inputted.

### 3.5 Architecture of the LLR and Decoded Message Buffers

The LLR Buffer and the Decoded Message Buffer are a serial-to-parallel converter and a parallel-to-serial converter, respectively. Their architectures are based on the deserializer and serializer designs shown by Defossez and Sawyer [46]. The LLR Buffer is used to store the incoming LLR values. Since the possible block lengths are $N=16200$ and 64800 , the LLR Buffer must be able to store the maximum of the two, which is 64800 values. In addition, since the FUs access the LLR values in groups of 360, as the 360 FUs operate simultaneously, the RAM of the LLR Buffer is 360 values wide. Furthermore, as mentioned in Section 3.1, the LLR values are 6 bits wide, so the dimensions of the RAM of the LLR Buffer are $180 \times 360 \times 6$ bits. Since the Virtex-II Pro FPGA can use 18 Kb BRAMs for memory resources, the LLR Buffer uses sixty BRAMs in the $512 \times 36$ bits configuration.

The values stored in the LLR Buffer are 6-bit two's complement values to facilitate the summation that takes place inside the FUs. The 6-bit LLR values use the fixed point 3.3 format, where the MSB is the sign bit followed by two bits to form the integer portion and the least significant three bits form the fractional portion. There is one exception to the two's complement value, where the value 100.000 in binary is interpreted as $-0.0_{d}$ in decimal instead of -4.0 . This special consideration is used to improve the performance of the decoder. During the truncation or rounding of the LLR values to 6-bit two's complement values, there are cases where negative values with a small magnitude are quantized to 0 , in which case it would be treated as a positive value. During the Initialization step of the SPA, the LLR values are stored in the RAM after being compressed in the FUs, yet the sign bit
remains intact. If the sign of one LLR value is inverted because of quantization, during the Check Node Update step, the product of the signs in 2.30 becomes inverted, which affects signs of the output of the FUs for every step thereafter. Thus, in order to avoid the effect of the sign inversion during quantization, the LLR values use 100.000 in binary to represent -0 in decimal during the Initialization step, which after the compression in the FU, stores 11100 instead of 01100 in the RAM.

The Decoded Message Buffer is used to store the potential outgoing decoded message during every iteration. If the PCM asserts that all parity-check equations are verified, then the Decoded Message Buffer outputs the decoded message serially. Furthermore, since the LDPC codes in the DVB-S2 standard are systematic and only the message part of the decoded codeword is outputted of the decoder, the RAM of the Decoded Message Buffer only needs to store the message part of the potential codeword for any code rate. The largest number of bits in the message part of the LDPC codes in the DVB-S2 standard is when the code rate is $9 / 10$ in normal frames, where $K=58320$. In addition, 360 decoded message bits are generated at a time by the CHECK outputs of the 360 FUs, so the RAM size of the Decoded Message Buffer is $162 \times 360$ bits, which is implemented on the FPGA using ten 18 Kb BRAMs using the $512 \times 36$ bits configuration.

The decoder design assumes that the LLR values are streamed in serially, where one LLR value is inputted per clock cycle. Thus, the LLR Buffer is designed to read one LLR value at a time. However, if the module external to the decoder that generates the LLR values has the ability to output more than one LLR value at a time, the LLR Buffer may be modified to accommodate the change. Similarly, the Decoded Message Buffer may also be modified to stream out more than one bit of decoded message bits at a time. These modifications are not discussed because they are beyond the scope of this thesis.

### 3.6 Architecture of the $180-\mathrm{FU}$ and Hybrid 360/180FU Decoders

In order to reduce hardware resource utilization, Gomes et al. [18 propose a method to systematically reducing the number of FUs from 360 to any factor, $L$, of 360 , by essentially subsampling the RAM data. The method divides the columns of the RAM into $L$ groups and process $\frac{M}{L}$ columns one after another. In other words, columns $0, L, 2 L, 3 L, \cdots$ are processed together by $\frac{M}{L}$ FUs, then columns $1,1+L, 1+2 L, 1+3 L, \cdots$ are processed, then $2,2+L, 2+2 L, 2+3 L, \cdots$, and so on.

By using a similar method, the LDPC decoder presented in the previous sections is reduced from 360 FUs to 180 FUs, which reduces the hardware resource utilization by almost half. The trade-off from the hardware resource reduction is that the throughput is also reduced by half. Since only 180 FUs are used, the RAM is changed to only have 180 values per row. Furthermore, the RAMs in the PCM, LLR Buffer, Decoded Message Buffer are also changed to have 180 values per row. These changes split the original RAMs in the $360-\mathrm{FU}$ version of the decoder into two RAMs. The RAM generated by columns $0,2,4,6, \cdots, 358$ of the original RAM is labelled even half and the RAM generated by columns $1,3,5,7, \cdots, 359$ of the original RAM is labelled odd half. Figure 3.13 shows a diagram of how the RAM is divided.

When the RAM is accessed in the 180-FU decoder, the even and odd halves are accessed one after another. In the $360-\mathrm{FU}$ decoder, each FU processes the values in one column of the RAM, so in the 180-FU decoder, each FU processes one column from the even half and one column from the odd half. Thus, it may seem like two sets of row, shift and ishift coefficients are required to be stored in the ROM, one set for the RAM access of each half. However, Gomes et al. [18] suggest that the ROM size does not have to be increased because all the row and shift coefficients used in the 180-FU decoder can be calculated from the ROM coefficients of the 360-FU decoder. Nevertheless, the formula presented by Gomes et al. [18], does not clearly explain the necessary calculations. Furthermore, the given formula is not completely applicable to the decoder described in the previous sections because the decoder


Figure 3.13: Diagram of splitting the RAM for 180 FU implementation.
by Gomes et al. [18] accesses the RAM sequentially during the Bit Node Update step, as opposed to accessing the RAM sequentially during the Check Node Update step. Thus, Algorithm 4 and Algorithm 5 have been devised to compute the shift and ishift coefficients for the 180-FU decoder using the same shift and ishift coefficients stored in the ROM. The new shift ${ }_{180}$ and ishift $_{180}$ coefficients, which the coefficients used by the 180-FU decoder, are not stored in the ROM, instead they are computed in real-time from shift and ishift coefficients that are stored in the ROM, respectively. In Algorithm 4 and Algorithm 5, the First Pass refers to the FUs accessing half of the rows in the RAM and Second Pass refers to the FUs accessing the other half of the rows in the RAM.

Since the calculations to obtain the new shift ${ }_{180}$ and ishift $_{180}$ coefficients only require division by 2 or $\pm 1$ followed by a division by 2 , these operations are implemented on the

```
Algorithm 4 shift \({ }_{180}\) Coefficients for the 180-FU Decoder
    Used during the Initialization and Bit Node Update steps:
    if First Pass then
        if shift is even then
            even_odd = even // Read from and write to even half
            shift \(_{180}=\frac{\text { shift }}{2}\)
        else
            even_odd = even // Read from and write to odd half
            shift \(_{180}=\frac{\text { shift-1 }}{2}\)
        end if
    else // Second Pass
        if shift is even then
            even_odd \(=\) odd \(/ /\) Read from and write to odd half
            shift \(t_{180}=\frac{\text { shift }}{2}\)
        else
            even_odd = even // Read from and write to even half
            shift \(_{180}=\frac{\text { shift }+1}{2}\)
        end if
    end if
```

FPGA as a truncation of the least significant bit (LSB) or a sum of the truncated value and the LSB. In other words, if the shift coefficient is even, then $\frac{s h i f t}{2}$ is implemented as the truncation of the LSB of shift. If the shift coefficient is odd, then $\frac{s h i f t-1}{2}$ is also implemented as the truncation of the LSB of shift and $\frac{\text { shift }+1}{2}$ is implemented as the shift coefficient with the LSB truncated added to the LSB value, which is always 1 .

The row coefficients for the 180-FU decoder do not need to be modified from the ones used for the $360-\mathrm{FU}$ decoder because in the $180-\mathrm{FU}$ decoder, the structure of the RAM is divided into an even and an odd half, so FUs access the same rows as they do in the 360-FU decoder. However, the controller needs to select which half of the RAM to be accessed depending on the shift and ishift coefficients and which Pass is occurring. In Algorithm 4 and Algorithm 5,

```
Algorithm 5 ishift \(_{180}\) Coefficients for the 180-FU Decoder
    Used during the Check Node Update step:
    if First Pass then
        even_odd = even // Read from and write to even half
        if ishift is even then
            ishift \(_{180}=\frac{\text { ishift }}{2}\)
        else
            ishift \(_{180}=\frac{\text { ishift-1 }}{2}\)
        end if
    else // Second Pass
        even_odd \(=\) odd \(/ /\) Read from and write to odd half
        if ishift is even then
            ishift \(_{180}=\frac{\text { ishift }}{2}\)
        else
            ishift \(_{180}=\frac{i s h i f t+1}{2}\)
        end if
    end if
```

the even_odd parameter indicates whether the controller reads the rows from the even or odd half of the RAM for the FUs. Furthermore, in the 180-FU decoder, the architecture of the Shuffle Network, the BS, and the OC are also modified. The Shuffle Network and BS are modified to cyclically right-shift 0 to 179 positions and the OC is modified to only have a 180-bit input and counts the number of non-zero elements in the 180 -bit vector.

From the architectures of the $360-\mathrm{FU}$ and the $180-\mathrm{FU}$ decoders of the DVB-S2 LDPC decoder, one can notice that the two have almost identical structures. The only difference is the RAM structure, which does not change in the number of cells but only the organization of the columns. The top RAM changes from $p q \times 360$ to $2 p q \times 180$ and the bottom RAM changes from $2 p \times 360$ to $4 p \times 180$. Thus, the same number of BRAMs can be used for both the $360-\mathrm{FU}$ and $180-\mathrm{FU}$ decoders. The same can be said about the BRAMs in the LLR Buffer, Decoded Message Buffer and the PCM. Thus, a hybrid 360/180-FU LDPC decoder
is implemented based on those observation.
The difference between the $360-\mathrm{FU}$ decoder and the hybrid decoder is in the controller. When the hybrid implementation is in $360-\mathrm{FU}$ mode, all FUs are processing values from the RAM and the control flow of the decoder is as described in Section 3.1. In the 180-FU mode, the output of half of the FUs are discarded and the RAM inputs and outputs are controlled by multiplexers to select whether the even of odd half of the RAM are accessed for the FUs to process. Even though the hybrid decoder has a similar hardware resource utilization compared to the 360-FU decoder, depending on the application, the decoder might be required to reduce the throughput, for example, if the device connected to the downstream side of the decoder cannot handle a high throughput. Thus, the hybrid decoder has the ability to reduce the throughput in real-time without the need for a different decoder.

## Chapter 4

## Results and Discussion

### 4.1 Synthesis Results

The DVB-S2 LDPC decoder is synthesized using the Xilinx ISE 10.1 software package for use in the Xilinx Virtex-II Pro XC2VP100 FPGA, which is the same FPGA used by Gomes et al. [18]. The synthesis results for the $360-\mathrm{FU}, 180-\mathrm{FU}$ and hybrid decoders along with the synthesis results of the $180-\mathrm{FU}$ decoder by Gomes et al. [18] are presented in Table 4.1. For simplicity, in the remainder of this chapter and the next, the decoders presented in Chapter 3 are referred to as the $360-\mathrm{FU}$ decoder, $180-\mathrm{FU}$ decoder and hybrid decoder, and the $180-\mathrm{FU}$ decoder by Gomes et al. [18] is referred to as the Gomes decoder.

In Table 4.1, the resource utilizations of the slices, slices FFs, slice LUTs and BRAM are given as percentages of the maximum number of available hardware resources as shown in Section 2.1. Furthermore, notice that for the hybrid and 360-FU decoders, using the Xilinx

Table 4.1: Synthesis results and comparison

| FPGA | XC2VP100 |  |  |  | XC6VLX240T |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# of FUs | hybrid | 360 | 180 | 180 [18] | hybrid | 360 | 180 |  |
| Slices (\%) | $154^{*}$ | $140^{*}$ | 79 | 88 |  |  |  |  |
| Slice FFs (\%) | 58 | 58 | 30 | 23 | 17 | 17 | 9 |  |
| Slice LUTs (\%) | $150^{*}$ | $137^{*}$ | 76 | 80 | 67 | 60 | 34 |  |
| BRAM (\%) | 43 | 43 | 43 | 50 | 31 | 31 | 31 |  |
| $f_{\max }(\mathrm{MHz})$ | 76.9 | 87.1 | 83.4 | 73.2 | 190.3 | 214.5 | 209.6 |  |
| Estimated Power Consumption (W) |  |  |  |  |  |  |  | 2.202 |

XC2VP100 FPGA, the slice and slice LUTs utilizations are above 100\%. These results indicate that these two decoders utilizes more hardware resources than there are available in the FPGA, which means they cannot be implemented on the target FPGA. Thus, another set of synthesis results are shown, where the three versions of the LDPC decoder are synthesized for use on a XIlinx Virtex-6 XC6VLX240T FPGA using the Xilinx ISE Design Suite 11.5 software package. As shown in Table 4.1, none of the decoders exceed the amount of hardware resources available, which means that all three decoders can be implemented on the target FPGA. Furthermore, the synthesis results from the Xilinx ISE Design Suite 11.5 does not provide the slices utilization information. The $f_{\max }$ parameter is the estimated maximum frequency of the clock input that can be used with the decoder to ensure that the contents of the registers of the design are valid. The estimated power consumption of the decoders on the Virtex-6 FPGA using default settings of the Xilinx Power Analyzer software is also shown in Table 4.1. However, power optimization is not one of the design goals of the decoders, so these results are not discussed in detail. Nevertheless, the estimated power consumption information is included for reference.

Since the details of the Gomes decoder are not completely known, the explanation for the differences in the synthesis results cannot be stated with complete certainty. However, knowing the general architecture of its components, the comparison analysis in this section is performed to the best effort given the publications by Gomes et al. [18, 34].

According to the synthesis results on the XC2VP100 FPGA in Table 4.1, the 180-FU decoder outperforms the Gomes decoder as the 180-FU decoder uses fewer hardware resources, with the only exception in the slice FFs utilization, and has a higher maximum clock frequency. However, the Gomes decoder only includes the synthesis results of the core units (i.e., the FUs, the Shuffle Network, the RAM, the ROM and the Controller), yet the synthesis results of the 180-FU decoder includes the LLR Buffer, Decoded Message Buffer and the PCM. If the resource utilizations of these units are removed from the synthesis results of the decoder, the slice FFs utilization would be reduced. Furthermore, all three units not included in the synthesis results of the Gomes decoder are RAM based units, which are implemented using BRAM. If the BRAM usage of these three units are also removed from the synthesis results of the $180-\mathrm{FU}$ decoder, its BRAM utilization would only be $26 \%$, which
is almost a $50 \%$ reduction in the BRAM utilization from the Gomes decoder.
This reduction is due to the ROM coefficients that have been pre-computed and stored in the ROM. Gomes et al. [18] indicate that in order to obtain the row and shift coefficients, every non-zero element in the $\mathbf{A}$ submatrix of the parity-check matrix $\mathbf{H}$ is mapped in the ROM. Subsequently, the row and shift coefficients are searched from the ROM during the Check Node Update step (as mentioned previously in Section 3.6, the Gomes decoder accesses the RAM sequentially in the Bit Node Update step, and the access of the RAM is indexed during the Check Node Update step). Another possible explanation for the reduced BRAM utilization is because the RAM OUT outputs of the FUs are only 5 bits wide, as they are compressed by the COMP block, as discussed in Section 3.3.1.

Additionally, the $4 \%$ difference in the LUT utilization may be attributed to the optimization of the FUs. As discussed in Section 3.3.1, the Gomes decoder uses the boxplus and boxminus blocks in the FU design. These two units are made up of adders, comparators, multiplexers, LUTs, etc., as shown in Figure 3.7 and Figure 3.8. Compared to the $\psi$ block, COMP block and adder/subtractors used in their places, the boxplus and boxminus blocks are more complex and utilize more hardware resources. This difference is also likely to be the reason for the $14 \%$ increase in the maximum clock frequency from the Gomes decoder.

### 4.2 Throughput Comparison

Gomes et al. [18] present that the minimum throughput of the Gomes decoder is given by:

$$
\begin{equation*}
\text { throughput } \geq \frac{\text { frame_length } \times f_{o p}}{\left(2 \times W+w_{j}-3\right) \times \text { max_iter } \times L} \tag{4.1}
\end{equation*}
$$

where frame_length is equivalent to $N, f_{o p}$ is the maximum operating frequency which is set to $f_{\text {max }}$ in the calculation, $W$ is equivalent to $p q$, where $p$ and $q$ are given in Table 3.2, $w_{j}$ is the bit node degree of bit node groups in the $\mathbf{A}$ submatrix that has a bit node degree not equal to 3, max_iter is the maximum number of iterations, and $L$ is the reduction factor of FUs which is 2 in the case of the $180-\mathrm{FU}$ implementation.

For the decoder of this project, the following equations demonstrate the derivation process
of the minimum throughput equations:

$$
\begin{align*}
t h r o u g h p u t & \geq \frac{\text { frame_length }}{\text { max_num_clock_cycle }} \times f_{o p} \\
& \geq \frac{\text { frame_length } \times f_{o p}}{(\text { max_clock_cycle_per_iter }) \times \text { max_iter }} \\
& \geq \frac{\text { frame_length } \times f_{o p}}{\left(\text { CNUP }+ \text { BNUP }+ \text { FU_delay }+P C M \_ \text {_delay }\right) \times L \times \text { max_iter }} \\
& \geq \frac{\text { frame_length } \times f_{o p}}{\left((p q+2 p)+(p q+2 p)+\left(w_{j}+3\right)+3\right) \times L \times \text { max_iter }} \\
\text { throughput } & \geq \frac{\text { frame_length } \times f_{o p}}{\left(2 \times(p q+2 p)+w_{j}+6\right) \times \text { max_iter } \times L} \tag{4.2}
\end{align*}
$$

where the variables have the same meaning as described before and $L=1$ for the $360-\mathrm{FU}$ implementation and $L=2$ for the 180-FU implementation. Note that the difference between equations (4.1) and 4.2) is that $W$, which is equivalent to $p q$, is replaced by $p q+2 p$, and $w_{j}-3$ is replaced by $w_{j}+6$, which means that the Gomes decoder requires fewer clock cycles per iteration. The derivation of equation (4.2) is explained in the next paragraph.

The throughput is given by the frame length, frame_length or $N$, divided by the maximum number of clock cycles spent to decode one frame multiplied by the maximum operating frequency. The maximum number of decoding clock cycles is given by the maximum number of iterations multiplied by the number of clock cycles per iteration. The number of clock cycles per iteration is equal to the number of clock cycles to process Check Node Update plus the number of clock cycles to process the Bit Node Update plus the delay of the FUs plus the delay of the PCM, all multiplied by the reduction factor of FUs. The number of clock cycles to process the Check Node Update and Bit Node Update steps are both equal to the number of rows in the top and the bottom RAMs, which is $p q+2 p$, the delay of the FUs is $w_{j}+3$ and the delay of the PCM is 3 clock cycles as mentioned in Section 3.4. Notice that the number of clock cycles for inputting the LLR values and outputting the decoded message is not included in the calculation of the throughput. The throughput calculation of the Gomes decoder also leaves out these delays. As mentioned in Section 3.5, the LLR Buffer is designed for serial input of the LLR values, yet the architecture can be changed to accept more than one LLR value simultaneously. Thus, the throughput calculation presented here only includes the processing times of the core units of the decoder relative to the frame length.

Using equations (4.1) and (4.2), Table 4.2 is generated to show the minimum throughput comparison between the two decoder designs. The maximum number of iterations is chosen to be 15 as selected by Gomes et al. [18].

Even though the maximum number of clock cycles per iteration is higher for the decoder presented in Chapter 3 compared to the Gomes decoder, the maximum frequency, $f_{\text {max }}$, of the $180-\mathrm{FU}$ decoder is higher than the $f_{\max }$ of the Gomes decoder, according to Table 4.1. Thus, the two variables offset each other in the minimum throughput equations (4.1) and (4.2). As a result, the minimum throughput of the Gomes decoder is higher for some code rates and lower in others compared to the 180-FU decoder, as shown in Table 4.2. In particular, higher code rates perform better in the 180-FU decoder and lower code rates perform better in the Gomes decoder because the higher the code rate, the smaller the value of $2 p$, which makes the $p q+2 p$ part of equation (4.2) closer to $W$ of equation (4.1). Consequently, the smaller maximum number of clock cycles per iteration and a higher maximum clock frequency results in a higher throughput in higher code rates. Furthermore, the Gomes decoder does not include the Hard Decision Making step, which requires 3 clock cycles per iteration in the 180-FU decoder. Thus, depending on the design of the PCM used by Gomes et al., which is not shown in the publications, the throughput of the Gomes decoder would be reduced.

The minimum throughput of the $360-\mathrm{FU}$ and the hybrid decoders are not shown for the Virtex-II Pro FPGA because the two decoders cannot be implemented on the FPGA as discussed in Section 4.1. The minimum throughput values are also shown for the Virtex-6 FPGA in Table 4.2 for reference and they demonstrate the throughput improvement achieved by using a more modern FPGA. Even though the architecture of the decoders is optimized for the Virtex-II Pro FPGA, it is not limited to be used only by that family of FPGAs. By implementing the decoders designed on more modern FPGAs as technology advances, the decoders are further improved by the technology, without the need to redesign the components.

Table 4.2: Minimum Throughput of the Decoders

| Block <br> Length | Code <br> Rate | Throughput (Mbps) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | XC2VP100 |  | XC6VLX240T |  |  |  |
|  |  | $180-\mathrm{FU}$ <br> Decoder | Gomes <br> Decoder | hybrid decoder |  | $360-\mathrm{FU}$ <br> Decoder | 180-FU <br> Decoder |
|  |  |  |  | 360 mode | 180 mode |  |  |
| 64800 | 1/4 | 164.1 | 288.0 | 748.7 | 374.4 | 843.9 | 412.3 |
|  | 1/3 | 147.9 | 216.9 | 675.0 | 337.5 | 760.8 | 371.7 |
|  | 2/5 | 137.1 | 181.1 | 625.6 | 312.8 | 705.2 | 344.5 |
|  | 1/2 | 141.4 | 174.7 | 645.3 | 322.6 | 727.4 | 355.4 |
|  | $3 / 5$ | 112.5 | 121.2 | 513.2 | 256.6 | 578.4 | 282.6 |
|  | 2/3 | 147.8 | 163.0 | 674.4 | 337.2 | 760.2 | 371.4 |
|  | $3 / 4$ | 141.0 | 145.2 | 643.3 | 321.6 | 725.1 | 354.3 |
|  | 4/5 | 137.2 | 136.3 | 626.1 | 313.1 | 705.7 | 344.8 |
|  | 5/6 | 134.5 | 130.7 | 614.0 | 307.0 | 692.0 | 338.1 |
|  | 8/9 | 165.3 | 158.0 | 754.2 | 377.1 | 850.1 | 415.4 |
|  | 9/10 | 165.3 | 156.7 | 754.2 | 377.1 | 850.1 | 415.4 |
| 16200 | 1/5 | 156.4 | 292.8 | 713.6 | 356.8 | 804.4 | 393.0 |
|  | $1 / 3$ | 141.6 | 209.1 | 646.3 | 323.2 | 728.5 | 355.9 |
|  | 2/5 | 131.7 | 175.7 | 601.0 | 300.5 | 677.4 | 331.0 |
|  | 4/9 | 158.6 | 255.9 | 723.7 | 361.8 | 815.7 | 398.5 |
|  | $3 / 5$ | 108.8 | 118.7 | 496.4 | 248.2 | 559.6 | 273.4 |
|  | 2/3 | 141.2 | 158.1 | 644.3 | 322.1 | 726.2 | 354.8 |
|  | 11/15 | 159.7 | 175.7 | 728.8 | 364.4 | 821.5 | 401.4 |
|  | 7/9 | 178.0 | 188.2 | 812.4 | 406.2 | 915.7 | 447.4 |
|  | 37/49 | 153.7 | 156.9 | 701.5 | 350.7 | 790.7 | 386.3 |
|  | 8/9 | 160.9 | 157.5 | 734.0 | 367.0 | 827.4 | 404.2 |

### 4.3 Simulation Results

The 360-FU decoder presented in Chapter 3 is verified using a MATLAB testbench script. The testbench begins by generating a random sequence of bits. The length of the sequence depends on the number of frames needed and the code rate selected. Every frame of the sequence is encoded using the MATLAB built-in LDPC encoder to generate frames of $N$ bits long and subsequently modulated using the BPSK modulation scheme. The BCH outer encoding specified in the DVB-S2 standard [6] is not used because only the performance of the LDPC decoder is tested. The DVB-S2 standard [6] also uses quadrature phaseshift keying (QPSK), 8 phase-shift keying (8PSK), 16 amplitude and phase shift keying (16APSK) and 32 amplitude and phase-shift keying (32APSK) modulation schemes, but the simulation testbench uses BPSK modulation scheme to modulate the encoded sequence for simplicity. Subsequently, the modulated signal passes through a transmission channel, which is simulated by adding AWGN. The receiving side of the testbench demodulates the transmitted signal using the MATLAB built-in demodulator, which produces LLR values. These LLR values are divided into frames of $N$ values and each frame is inputted into the $360-\mathrm{FU}$ decoder. Since the control flow of the three decoders presented in Chapter 3 are identical, with the only difference being the decoding delay from using 360 FUs or 180 FUs, the verification of only the $360-\mathrm{FU}$ decoder is necessary. Furthermore, for reducing the need to interface MATLAB with the FPGA, the $360-\mathrm{FU}$ decoder is also implemented on MATLAB using finite precision for its calculations and the same control flow as described in Section 3.1. Finally, the message part of the decoded codeword for each frame from the $360-\mathrm{FU}$ decoder is compared to the frames of the original random sequence generated. If the two sequences are identical, then the decoding is correct, otherwise, decoding error has occurred for that particular frame.

For verification, the packet error rate (PER) versus the signal-to-noise ratio (SNR) of the channel is graphed. The PER is defined by the number of frames that are decoded erroneously divided by the number of frames processed by the decoder. The SNR is the characteristic of the AWGN channel in units of decibels (dB), which is defined by the power of the signal transmitted divided by the power of the noise in the channel. For normal


Figure 4.1: PER vs. SNR of the LDPC decoder.
frames, 1000 frames are used and for short frames 4000 frames are used, such that in both cases, the same number of bits are decoded. The graphs in Figure 4.1 are generated by using normal frame code rates $1 / 2$ and $2 / 3$ and short frame code rate $4 / 9$ and $2 / 3$.

Compared to the error performance graphs shown in Annex A of the user guidelines of the DVB-S2 standard [42, the error performance of the decoders does not seem to perform well. However, the error performance graphs in the standard include the BCH outer encoding and decoding and may be performed using decoders with higher precision in software. Nevertheless, Figure 4.1 cannot conclude that the error performance of the three decoders presented in this thesis is compliant with the DVB-S2 standard, but the graphs do indicate that the LDPC decoders work with the codes given in the DVB-S2 standard. Moreover, the error performance of the decoders can be improved with an improved $\psi$ function approximation and by testing the usage of different number of bits for the LLR and RAM values in the decoding process. In addition, Figure 4.1 shows that the special case code rates can be handled using the method described in Section 3.2.4, as the graph shows that the short frame $4 / 9$ code rate can be decoded using the $360-\mathrm{FU}$ decoder.

## Chapter 5

## Conclusion

In this thesis, detailed FPGA designs of a LDPC decoder for the DVB-S2 standard are presented. The decoders presented are modifications and improvements of the DVB-S2 LDPC decoders published in current literature. The resultant decoder is able to decode all code rates in both normal frames and short frames of the DVB-S2 standard.

The memory mapping scheme proposed by Eroz et al. [8] does not include an algorithm that maps each of the non-zero element in the $\mathbf{A}$ submatrix to the RAM, so a novel algorithm is devised and given in Algorithm 1 to perform such mapping. Furthermore, another novel algorithm, Algorithm 2, is devised to eliminate the need to locate all the non-zero elements in the $\mathbf{A}$ submatrix in order to generate the coefficients that need to be stored in the ROM. Algorithm 2 uses the values given in the standard, which are also shown in Appendix B, and directly generates the coefficients stored in the ROM from them. By using this memory mapping scheme, the decoders presented in this thesis are implemented using 360 FUs or 180 FUs.

The details of the FUs are shown in Section 3.3. Each FU is implemented using the serial architecture as presented by Gomes et al. [34, but the architecture of the components used are less complex, which reduces the hardware resource utilization on the FPGA. The FUs presented in this thesis use the $\psi$ function along with adder/subtractor modules instead of the boxplus and boxminus modules used by the Gomes decoder, as described in Section 3.3.1. The $\psi$ function is approximated by combining the variable precision quantization scheme presented by Zhang et al. [20] and the LUT reduction technique presented by Oh and Parhi [21] to generate a LUT that only has $2^{4} \times 6$-bit entries. Furthermore, the LUT reduction also results in fewer BRAM memory resources used by the decoder allowing for the decoder to be implemented in FPGA devices with fewer BRAMs available. The details
of the FU implementation, as presented in Section 3.3, have been published [47].
The architecture of the PCM is novel, as DVB-S2 LDPC decoder designs reviewed in Section 1.1 do not present any module that verifies the parity-check equations to perform the Hard Decision Making step in the SPA. The PCM architecture is based on the encoder architecture by Gomes et al. 35. Nevertheless, a novel algorithm, Algorithm 3, is devised to verify the parity-check equations efficiently and using only a small amount of hardware resources.

Section 3.2.4 presents five short frame code rates that have a characteristic that differs from all the other codes in the DVB-S2 standard. The codes of these code rates do not have the same row weight on every row of the $\mathbf{A}$ submatrices. Some of the publications reviewed in Section 1.1 do not handle short frames. The ones that do handle short frames do not address this characteristic of these code rates and assumes that all the row weights of the A matrix are constant. In this thesis, a novel workaround for these special code rates is presented, which modifies Algorithm 2 to generate the coefficients stored in the ROM. These code rates also have a different RAM access order compared to the other code rates, which are also presented in Section 3.2.4.

In order to further reduce hardware resource utilization, the $360-\mathrm{FU}$ decoder reduced to only use 180 FUs. The trade-off of the change is a reduced throughput. On the other hand, the hybrid decoder is implemented to increase the flexibility of the decoder, since the throughput of the decoder can be changed in real-time. The synthesis results in Section 4.1 show that only the 180-FU decoder can be implemented using the Virtex-II Pro XC2VP100 FPGA because the other two decoders requires more than the available hardware resources on the FPGA. Thus, the decoders are re-synthesized for the Virtex-6 XC6VLX240T FPGA, which can implement all three decoders. Comparing the $180-\mathrm{FU}$ decoder to the Gomes decoder, the 180-FU decoder uses fewer slices, slice LUTs and BRAMs, and has a higher maximum frequency. In addition, the 180-FU decoder implements the PCM, LLR Buffer and Decoded Message Buffer that are not implemented in the Gomes decoder.

The throughput results in Table 4.2 show that the minimum throughput of the $180-\mathrm{FU}$ decoder is better than minimum throughput of the Gomes decoder in higher code rates. Furthermore, the throughput of the three decoders implemented on the Virtex-6 FPGA are
even more superior than the decoders implemented on the Virtex-II Pro FPGA because of the higher maximum clock frequencies. The error performance graphs in Figure 4.1 indicate that the three decoders might not perform up to the error performance requirements desired by the DVB-S2 standard. However, the graphs do demonstrate that the decoders successfully handle the special code rates as previously mentioned and the decoder works properly.

For future work, different $\psi$ function approximations can be tested to find the optimal trade-off between the hardware complexity of implementing the $\psi$ function and performance. Furthermore, the different decoding algorithms presented by Papaharalabos et al. [23] can be implemented on the FUs to improve the error performance of the LDPC decoder implemented on the FPGA in hopes of satisfying the error performance required by the DVB-S2 standard. The comparison of these decoding algorithms can also be revisited from a FPGA design point of view by evaluating the FPGA hardware resource utilization and throughput of the decoder. The error performance can also be improved by using more bits to represent the LLR and RAM values.

Recall that the design of some of the components of the decoder are customized for Virtex-II Pro FPGAs, and not the Virtex-6 FPGA. Thus, in order to further reduce hardware resource utilization when using the Virtex-6 FPGA, the architecture of these components can be re-designed and be customized for the Virtex-6 FPGA CLB and slice architecture.

Another potential platform for the DVB-S2 LDPC decoder is to implement the decoder using a graphics processing unit (GPU). Modern GPUs are known for their high number of processors dedicated for arithmetic calculations [48]. Since the decoding of the DVB-S2 LDPC codes are also highly parallel and requires a large number of FUs, the GPU platform is very suitable for the implementation of the DVB-S2 LDPC decoders. Since the GPU is programmed in a software environment, it has a similar flexibility that FPGAs can provide because the GPU programs can be easily re-compiled for use in a different GPU. In addition, GPUs have built-in floating point arithmetic units in each processor, so they can perform the Check Node Update and Bit Node Update calculations with higher precision than the FPGA designs, which would improve the error performance of the decoder.

## References

[1] C. E. Shannon, "A Mathematical Theory of Communication," Bell system Technical Journal, vol. 27, pp. 379-423 and 623-656, July and October 1948.
[2] R. G. Gallager, "Low-density parity-check codes," Ph.D. dissertation, MIT, Cambridge, MA, 1963.
[3] D. J. C. MacKay and R. M. Neal, "Near Shannon Limit Performance of Low Density Parity Check Codes," Electronics Letters, vol. 32, no. 18, pp. 1645-1646, August 1996.
[4] C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit error-correction coding and decoding: Turbo-codes," in IEEE International Conference on Communications, 1993, vol. 2, May 1993, pp. 1064-1070.
[5] DVB. [Online]. Available: http://www.dvb.org
[6] ETSI, "Digital Video Broadcasting (DVB): Second generation framing structure, channel coding and modulation systems for Broadcasting, Interactive Services, News Gathering and other broadband satellite applications (DVB-S2), EN 302307 V 1.2.1." August 2009.
[7] A. Blanksby and C. Howland, "A $690-\mathrm{mW} 1-\mathrm{Gb} / \mathrm{s} 1024-\mathrm{b}$, rate-1/2 low-density paritycheck code decoder," IEEE Journal of Solid-State Circuits, vol. 37, no. 3, pp. 404-412, March 2002.
[8] M. Eroz, F.-W. Sun, , and L.-N. Lee, "An Innovative Low-Density Parity-Check Code Design With near-Shannon-limit Performance and Simple Implementation," IEEE Transactions on Communications, vol. 54, no. 1, pp. 13-17, January 2006.
[9] F. Kienle, T. Brack, and N. Wehn, "A synthesizable IP Core for DVB-S2 LDPC Code Decoding," in Proceedings of the Design, Automation and Test in Europe, 2005, vol. 3, March 2005, pp. 100-105.
[10] P. Urard, E. Yeo, L. Paumier, P. Georgelin, T. Michel, V. Lebards, E. Lantreibecq, and G. Gupta, "A $135 \mathrm{Mb} /$ s DVB-S2 compliant codec based on 64800b LDPC and BCH codes," in IEEE International Solid-State Circuits Conference, 2005, vol. 1, February 2005, pp. 446-609.
[11] J. Dielissen, A. Hekstra, and V. Berg, "Low cost LDPC decoder for DVB-S2," in Design, Automation and Test in Europe, 2006, vol. 2, March 2006, pp. 1-6.
[12] A. Segard, F. Verdier, D. Declercq, and P. Urard, "A DVB-S2 compliant LDPC decoder integrating the Horizontal Shuffle Scheduling," in International Symposium on Intelligent Signal Processing and Communications, December 2006, pp. 1013-1016.
[13] G. Masera, F. Quaglio, and F. Vacca, "Implementation of a Flexible LDPC Decoder," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 54, no. 6, pp. 542546, June 2007.
[14] T. Brack, M. Alles, T. Lehnigk-Emden, F. Kienle, N. Wehn, N. L'Insalata, F. Rossi, M. Rovini, and L. Fanucci, "Low Complexity LDPC Code Decoders for Next Generation Standards," in Design, Automation and Test in Europe Conference and Exhibition, 2007, April 2007, pp. 1-6.
[15] B. Zhang, H. Liu, X. Chen, D. Liu, and X. Yi, "Low Complexity DVB-S2 LDPC Decoder," in IEEE 69th Vehicular Technology Conference, 2009, April 2009, pp. 1-5.
[16] Y. Ying, D. Bo, S. Huang, B. Xiang, Y. Chen, and X. Zeng, "A cost efficient LDPC decoder for DVB-S2," in IEEE 8th International Conference on ASIC, 2009, October 2009, pp. 1007-1010.
[17] M. K. Yadav and K. K. Parhi, "Design and implementation of LDPC Codes for DVBS2," in Conference Record of the Thirty-Ninth Asilomar Conference on Signals, Systems and Computers, 2005, November 2005, pp. 723-728.
[18] M. Gomes, G. Falcao, V. Silva, V. Ferreira, A. Sengo, and M. Falcao, "Flexible Parallel Architecture for DVB-S2 LDPC Decoders," in IEEE Global Telecommunications Conference, 2007, November 2007, pp. 3265-3269.
[19] C. Beuschel and H.-J. Pfleiderer, "FPGA implementation of a flexible decoder for long LDPC codes," in International Conference on Field Programmable Logic and Applications, 2008, September 2008, pp. 185-190.
[20] T. Zhang, Z. Wang, and K. K. Parhi, "On Finite Precision Implementation of Low Density Parity Check Codes Decoder," in IEEE International Symposium on Circuits and Systems, 2001, vol. 4, May 2001, pp. 202-205.
[21] D. Oh and K. K. Parhi, "Low Complexity Implementations of Sum-Product Algorithm for Decoding Low-Density Parity-Check Codes," in IEEE Workshop on Signal Processing Systems Design and Implementation, 2006, October 2006, pp. 262-267.
[22] G. Masera, F. Quaglio, and F. Vacca, "Finite precision implementation of LDPC decoders," IEE Proceedings - Communications, vol. 152, no. 6, pp. 1098-1102, December 2005.
[23] S. Papahralabos, M. Papaleo, P. T. Mathiopoulos, M. Neri, A. Vanelli-Coralli, and G. Corazza, "DVB-S2 LDPC Decoding Using Robust Check Node Update Approximations," IEEE Transactions on Broadcasting, vol. 54, no. 1, pp. 120-126, March 2008.
[24] ViaSat, "SkyPHY ${ }^{T M}$ DVB-S2 Receiver ASIC(ECC3100)." [Online]. Available: http://www.viasat.com/files/assets/web/datasheets/ecc3100_skyphy_receiver_ asic_datasheet_104.pdf
[25] ——, "DVB-S2 Mini Receiver." [Online]. Available: http://www.viasat.com/files/ assets/web/datasheets/DVB_S2_mini_receiver_military_110_lores.pdf
[26] __, "MIRD-S2: DVB-S2 Receiver Decoder." [Online]. Available: http://www.viasat. com/files/assets/web/datasheets/MIRD-S2_104.pdf
[27] MATLAB, "dvbs2ldpc." [Online]. Available: http://www.mathworks.com/help/ toolbox/comm/ref/dvbs2ldpc.html
[28] —_, "fec.ldpcdec." [Online]. Available: http://www.mathworks.com/help/toolbox/ comm/ref/fec.ldpcdec.html
[29] Xilinx. [Online]. Available: http://www.xilinx.org
[30] Altera. [Online]. Available: http://www.altera.org
[31] N. Systems, "DVB-S2 LDPC Decoder." [Online]. Available: http://www.navtelsystems. com/pdf/DatasheetLDPCDVBS2.pdf
[32] SoftJin, "LDPC Decoder for DVB-S2." [Online]. Available: http://www.softjin.com/ IP_Datasheet_PDF_version/LDPC_Decoder_datasheet.pdf
[33] R. Communications, "Product Brief: DVB-S2 LDPC Decoder." [Online]. Available: http://www.rad3comm.com/uploads/DVB-S2_LDPC.pdf
[34] M. Gomes, G. Falcao, J. Goncalves, V. Silva, M. Falcao, and P. Faia, "HDL Library of Processing Units for Generic and DVB-S2 LDPC Decoding," in International Conference on Signal Processing and Multimedia Applications, August 2006.
[35] M. Gomes, G. Falcao, A. Sengo, V. Ferreira, V. Silva, and M. Falcao, "High throughput encoder architecture for DVB-S2 LDPC-IRA codes," in International Conference on Microelectronics, 2007. ICM 2007, December 2007, pp. 271-274.
[36] Xilinx, "Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet," November 2007. [Online]. Available: http://www.xilinx.com/support/documentation/ data_sheets/ds083.pdf
[37] ——, "Virtex-6 FPGA Configurable Logic Block: User Guide," September 2009. [Online]. Available: http://www.xilinx.com/support/documentation/user_guides/ug364. pdf
[38] ——, "Virtex-6 Family Overview," January 2010. [Online]. Available: http: //www.xilinx.com/support/documentation/data_sheets/ds150.pdf
[39] ——, "Virtex-6 FPGA Memory Resources: User Guide," August 2010. [Online]. Available: http://www.xilinx.com/support/documentation/user_guides/ug363.pdf
[40] S. Lin and D. J. C. Jr., Error Control Coding, 2nd ed. Upper Saddle River, NJ, USA: Pearson Prentice Hall, 2004.
[41] H. Jin, A. Khandekar, and R. McEliece, "Irregular repeat-accumulate codes," in 2nd International Symposium on Turbo Codes and Related Topics, September 2000.
[42] ETSI, "Digital Video Broadcasting (DVB): User guidelines for the second generation system for Broadcasting, Interactive Services, News Gathering and other broadband satellite applications (DVB-S2), TR 102376 V 1.1.1." February 2005.
[43] R. M. Tanner, "Recursive Approach to Low Complexity Codes," IEEE Transactions on Information Theory, vol. 27, no. 5, pp. 533-547, September 1981.
[44] M. Eroz, F.-W. Sun, and L.-N. Lee, "DVB-S2 Low Density Parity Check Codes with Near Shannon Limit Performance," International Journal of Satellite Communications and Networking, vol. 22, no. 3, pp. 269-279, June 2004.
[45] H. C. Neto and M. P. Vestias, "Architectural Tradeoffs in the Design of Barrel Shifters for Reconfigurable Computing," in 4th Southern Conference on Programmable Logic, 2008, March 2008, pp. 31-36.
[46] M. Defossez and N. Sawyer, "Xilinx Application Note: Using Block SelectRAM Memories as Serializers or Deserializers, XAPP690 (v1.0)," October 2003. [Online]. Available: http://www.xilinx.com/support/documentation/application_notes/xapp690.pdf
[47] K. C. C. Loi, S.-B. Ko, and D. Armstrong, "Optimizations and Improvements of the DVB-S2 LDPC Decoder Functional Unit," in 12th International Workshop on Multimedia Signal Processing and Transmission, September 2009, pp. 114-118.
[48] D. A. Patterson and J. L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 4th ed. Burlington, MA, USA: Morgan Kaufmann, 2009.

## Appendix A

## The Encoding and Decoding of a Simple Linear Systematic Block Code

In this appendix, the encoding and decoding of a linear systematic block code is shown using a simple example. The code used for the remainder of this appendix has a codeword length of $N=7$, and the number of information bits, $K=4$. The code can also be expressed as a $(7,4)$ linear systematic block code. The examples shown here are based on chapter 3 of Lin and Costello's book [40].

Consider a $(7,4)$ linear systematic block code that has the following generator matrix:

$$
\mathbf{G}=\left[\begin{array}{l}
\mathbf{g}_{0} \\
\mathbf{g}_{1} \\
\mathbf{g}_{2} \\
\mathbf{g}_{3}
\end{array}\right]=\left[\begin{array}{lllllll}
1 & 1 & 0 & 1 & 0 & 0 & 0 \\
0 & 1 & 1 & 0 & 1 & 0 & 0 \\
1 & 1 & 1 & 0 & 0 & 1 & 0 \\
1 & 0 & 1 & 0 & 0 & 0 & 1
\end{array}\right]
$$

The generator matrix has the form $\mathbf{G}=\left[\mathbf{P I}_{K}\right]$ as discussed in Section 2.2 so the code is a systematic code. Using the generator matrix, the 7-bit codewords can be generated from any 4 -bit message by using equation (2.2) from Section 2.2 . For example, consider the message $\mathbf{u}=\left(\begin{array}{llll}1 & 1 & 0 & 1\end{array}\right)$ and the encoding is performed as follows:

$$
\begin{aligned}
\mathbf{v} & =\mathbf{u} \cdot \mathbf{G} \\
& =1 \cdot \mathbf{g}_{0}+1 \cdot \mathbf{g}_{1}+0 \cdot \mathbf{g}_{2}+1 \cdot \mathbf{g}_{3} \\
& =(1101000)+(0110100)+(1010001) \\
& =(0001101)
\end{aligned}
$$

Using the same technique, the other fifteen codewords can also be generated, and the result is shown in Table A.1. It can be seen that the code is systematic because the rightmost four bits of the codeword is identical to the original message, so they make up the message part of the codeword. The remaining three leftmost bits are the redundant checking part.

Encoding can be simplified from the systematic property of the code by using the parity-

Table A.1: Example of a $(7,4)$ Linear Systematic Block Code

| Messages | Codewords |
| :---: | :---: |
| (0000) | (0000000) |
| $\left(\begin{array}{llll}1 & 0 & 0 & 0\end{array}\right)$ | (1101000) |
| (0100) | (0110100) |
| $\left(\begin{array}{llll}1 & 1 & 0 & 0\end{array}\right)$ | (10111100) |
| (0010) | (11110010) |
| (1010) | (0011010) |
| (0 1110$)$ | (1000110) |
| $\left(\begin{array}{lllll}1 & 1 & 1 & 0\end{array}\right)$ | (01011110) |
| $\left(\begin{array}{lllll}0 & 0 & 1\end{array}\right)$ | (10100001) |
| $\left(\begin{array}{llll}1 & 0 & 0 & 1\end{array}\right)$ | (0111001) |
| (0101) | (1100101) |
| $\left(\begin{array}{llll}1 & 1 & 0 & 1\end{array}\right)$ | (00011101) |
| (00011) | (0100011) |
| $\left(\begin{array}{lllll}1 & 0 & 1 & 1\end{array}\right)$ | (1001011) |
| (0 11111$)$ | (0010111) |
| $\left(\begin{array}{lllll}1 & 1 & 1 & 1\end{array}\right)$ | (11111111) |

check equations generated as follows:

$$
\begin{aligned}
& \mathbf{v}=\left(u_{0}, u_{1}, u_{2}, u_{3}\right) \cdot\left[\begin{array}{lllllll}
1 & 1 & 0 & 1 & 0 & 0 & 0 \\
0 & 1 & 1 & 0 & 1 & 0 & 0 \\
1 & 1 & 1 & 0 & 0 & 1 & 0 \\
1 & 0 & 1 & 0 & 0 & 0 & 1
\end{array}\right] \\
& v_{6}=u_{3} \\
& v_{5}=u_{2} \\
& v_{4}=u_{1} \\
& v_{3}=u_{0} \\
& v_{2}=u_{1}+u_{2}+u_{3} \\
& v_{1}=u_{0}+u_{1}+u_{2} \\
& v_{0}=u_{0}+u_{2}+u_{3}
\end{aligned}
$$

Using the parity-check equations, the encoder can be implemented as a set of shift registers for the message bits, three 3-input modulo-2 adders and a set of shift registers for the parity-check bits. An encoder block diagram for this $(7,4)$ linear systematic block code is shown in Figure A.1.

The parity-check matrix, $\mathbf{H}$, of this code can be obtained as follows:

$$
\mathbf{H}=\left[\mathbf{I}_{N-K} \mathbf{P}^{T}\right]=\left[\begin{array}{lllllll}
1 & 0 & 0 & 1 & 0 & 1 & 1 \\
0 & 1 & 0 & 1 & 1 & 1 & 0 \\
0 & 0 & 1 & 0 & 1 & 1 & 1
\end{array}\right]
$$



Figure A.1: An example encoder for the $(7,4)$ linear systematic block code.

Let the received vector from the output of the channel be $\mathbf{r}=\left(r_{0}, r_{1}, r_{2}, r_{3}, r_{4}, r_{5}, r_{6}\right)$. Using the parity-check matrix, the equation for each bit in the syndrome, $\mathbf{s}=\left(s_{0}, s_{1}, s_{2}\right)$, can be computed as follows:

$$
\begin{aligned}
\mathbf{s} & =\mathbf{r} \cdot \mathbf{H}^{T} \\
& =\left(r_{0}, r_{1}, r_{2}, r_{3}, r_{4}, r_{5}, r_{6}\right) \cdot\left[\begin{array}{lll}
1 & 0 & 0 \\
0 & 1 & 0 \\
0 & 0 & 1 \\
1 & 1 & 0 \\
0 & 1 & 1 \\
1 & 1 & 1 \\
1 & 0 & 1
\end{array}\right] \\
s_{0} & =r_{0}+r_{3}+r_{5}+r_{6} \\
s_{1} & =r_{1}+r_{3}+r_{4}+r_{5} \\
s_{2} & =r_{2}+r_{4}+r_{5}+r_{6}
\end{aligned}
$$

These syndrome computations can be implemented using 4-input modulo- 2 adders. In order to implement the decoder using syndrome decoding, the standard array needs to be

Table A.2: Decoding table for the $(7,4)$ linear systematic block code

| Syndrome | Coset leaders |
| :---: | :---: |
| (100) | (1000000) |
| $\left(\begin{array}{lll}1 & 1\end{array}\right)$ | (01000000) |
| (0 0 1) | (0010000) |
| $\left(\begin{array}{lll}1 & 1 & 0\end{array}\right)$ | (0001000) |
| (0 1 1 1) | (00000100) |
| (111) | (0000010) |
| (101) | (00000001) |

built first. By using the steps in Section 2.2 the following standard array can be built:

| 0000000 | 1101000 | 0110100 | 1011100 | 1110010 | 0011010 | 1000110 | 0101110 | 1010001 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1000000 | 0101000 | 1110100 | 0011100 | 0110010 | 1011010 | 0000110 | 1101110 | 0010001 |
| 0100000 | 1001000 | 0010100 | 1111100 | 1010010 | 0111010 | 1100110 | 0001110 | 1110001 |
| 0010000 | 1111000 | 0100100 | 1001100 | 1100010 | 0011010 | 1010110 | 011110 | 1000001 |
| 0001000 | 1100000 | 0111100 | 1010100 | 1111010 | 0010010 | 1001110 | 0100110 | 1011001 |
| 0000100 | 1101100 | 0110000 | 1011000 | 1110110 | 0011110 | 1000010 | 0101010 | 1010101 |
| 0000010 | 1101010 | 0110110 | 1011110 | 1110000 | 0011000 | 1000100 | 0101100 | 1010011 |
| 0000001 | 1101001 | 0110101 | 1011101 | 11100110011011 | 1000111 | 0101111 | 1010000 |  |


| 0000000 | 0111001 | 1100101 | 0001101 | 0100011 | 1001011 | 0010111 | 1111111 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1000000 | 1111001 | 0100101 | 1001101 | 1100011 | 0001011 | 1010111 | 01111111 |
| 0100000 | 0011001 | 1000101 | 0101101 | 0000011 | 1101011 | 0110111 | 1011111 |
| 0010000 | 0101001 | 1110101 | 001101 | 0110011 | 1011011 | 0000111 | 1101111 |
| 0001000 | 0110001 | 1101101 | 0000101 | 0101011 | 1000011 | 0011111 | 1110111 |
| 0000100 | 0111101 | 1100001 | 0001001 | 0100111 | 1001111 | 0010011 | 1111011 |
| 0000010 | 0111011 | 1100111 | 0001111 | 0100001 | 1001001 | 0010101 | 1111101 |
| 0000001 | 0111000 | 1100100 | 0001100 | 0100010 | 1001010 | 0010110 | 1111110 |

From the standard array, the coset leaders can be found on the leftmost column. For each coset leader, using the equation $\mathbf{s}=\mathbf{e}_{l} \cdot \mathbf{H}^{T}$, the respective syndromes can be found for each coset leader. The resultant decoding table is shown in Table A. 2 ,

Let the original message be $\mathbf{u}=\left(\begin{array}{lll}1 & 1 & 0\end{array}\right)$. As shown above, the codeword generated by the encoder is $\mathbf{v}=\left(\begin{array}{lllll}0 & 0 & 0 & 1 & 1\end{array} 01\right)$. Assume the received vector from the output of the channel is $\mathbf{r}=\left(\begin{array}{ll}0 & 1\end{array} 01101\right)$. The decoding process begins with computing the syndrome, s:

$$
\mathbf{s}=(0101101) \cdot\left[\begin{array}{lll}
1 & 0 & 0 \\
0 & 1 & 0 \\
0 & 0 & 1 \\
1 & 1 & 0 \\
0 & 1 & 1 \\
1 & 1 & 1 \\
1 & 0 & 1
\end{array}\right]=(010)
$$



Figure A.2: An example decoder for the $(7,4)$ linear systematic block code.

Subsequently, using Table A.2, find the syndrome and decode it into its respective coset leader, $\mathbf{e}_{l}=\left(\begin{array}{lll}0 & 0 & 0\end{array} 000\right.$ ). Finally, add the coset leader to the received vector, $\mathbf{r}$, to obtain the decoded codeword:

$$
\begin{aligned}
\mathbf{v}^{*} & =\mathbf{e}_{l}+\mathbf{r} \\
& =(0100000)+(0101101) \\
& =(0001101)
\end{aligned}
$$

Since the code is systematic, the original message can be retrieved from the message part of the decoded codeword. Thus, the decoded message is $\mathbf{u}^{*}=\left(\begin{array}{lll}1 & 1 & 0\end{array}\right)$, which is the original message that was encoded.

In terms of implementation, the decoder can be implemented using a set of shift registers for the received vector from the channel, a syndrome calculation circuit using modulo-2 adders, a combinational logic circuit that realizes the decoding table and a set of modulo2 adders to combine the error vector with the received vector. An example of a decoder implemented for the $(7,4)$ code discussed is shown in Figure A. 2 .

## Appendix B

## Values from Annex B and C of the DVB-S2 <br> Standard

In this Appendix, the values from Annex B and C of the DVB-S2 standard [6] are reproduced. The values for the normal frames are shown first, followed by the values for short frames.

Table B.1: $N=64800$, Code Rate $=1 / 4$

| 23606360981140288591814818510622654042014208792380247088 | 360463291411836 |
| :---: | :---: |
| 16419249281660917248769324997425871685834921210423702420692 | 73043978233721 |
| 18744009418704144741400411519131062882638669223633025531105 | 169052996212980 |
| 222544056422645225326134917639998238928937156081685431009 | 111712370922460 |
| 80374040113550195264190228782133043279624679271404598010021 | 34541993744500 |
| 40540444981391122435327011840539929255211249798513922334823 | 14035473168815 |
| 152334533350414497945710421501941618922312115860883210308 | 150574548224461 |
| 104684429636111480375813225413817688332892402584653811940 | 3051836877879 |
| 67052163428150437578956547209702891430117257364173411392 | 75831336424332 |
| 22002573927210278283419237992109156998382442130449435739 | 448270564682 |
| 85151191136423095025943126731672634261318283340874739225 | 120833137821670 |
| 1897917058431304246479344030194542951147929151742433319354 | 1159180312221 |
| 1669483812964246516322242634494051829212437273163546641992 | 17028387159350 |
| 15642587146489267232339672578974315637420448233542313541 | 173432453029574 |
| 4285832008412823877326570270227260469741469208872742638553 | 461283103932818 |
| 22152242618297 | 203733696718345 |
| 19347997827802 | 466852062232806 |
| 34991635433561 |  |
| 297823087529523 |  |
| 92784851214349 |  |
| 38061416543878 |  |
| 85483317234410 |  |
| 225352881123950 |  |
| 20439402724186 |  |
| 38618818730947 |  |
| 355384388021459 |  |
| 70914561615063 |  |
| 5505931521908 |  |

## Table B.2: $N=64800$, Code Rate $=1 / 3$

34903209273209310522561116093164545520506373991851821120 11636145942215814763153336838222223785614985310411870432910 17449166535639166241286712449102411165025622343721987826894 292351978036056201292002954578157355542123779431387314980 9912714335911120431736037253255881182729152219362412540870 40701360353955612366199462907216365354952268611106875634863 1916515702135364023844654003440590375401716217122057714138 31338193429301393753211131633409286701228261182923635787 11504305061955851002418824738303973377596996215339737451 346892312675711058121272751823064112651486730451282892966 1166015334168671516038343377842653913917293262294260413486 314971365148287453263504134628643234218354162551105524279 15687124671390652154132823755208006447797028033326239843 536322469380912845736696344712361924042422941754129718563 3673390701448030279374837580295193051939831202521813220010 3438672522752612950687543020315663906918985155414002016715 1721373323995317430321342916210490129712858129331648935383 73670224234987836767118712167510325115482597843124085 192510602285851217015156344048351132732020858001536721764 1627937832347922125034192740641488183462922726127254937048 399482822924899
174081427438993
387741596828459
414042724927425
41229608243114 13957497940654 3093343834992 34082617228760 422103414141021 147051778310134 417553988422773 14615155931642 291113706139860 957933552633 129512113739608 382442736129417 29391017236479

29094535719224 95622443628637 40177232613504 68342158342516 406514281025709 315573213838142 186244186739296 375601429516245 68212167931570 253392508322081 804769735268 98841707319995 26848352458390 186581613414807 12201329445035 25236121638986 42994247828681 28321493234249 41072938232124 22157262414468 38788270817936 43682614810578 25353412239751

Table B.3: $N=64800$, Code Rate $=2 / 5$

3141318834288849472305014484148094968455336591666619008 13172199391335413719613220086340401344227958168132961916553 1499320751496211578112049217104852306230936178922420424885 324901808618007495772853207319038715212486134832480821759 32321108391562033521230301064626236197442171336784801612869 35597111291794826160147293194320416100007882313802785833356 141251213136199405835992365943369815475156618498127257067 17406837235437288811843006825802110565507263133220537232 15254536517308225193500971852401677823131240922058733385 2745517602459021767222662735730400873255963060337033596 6882873109972473820770100671337927409254632673699831378 1518113645345013393384035227155622361538342121391947115483 1335067072370937204257782108275111458810010218542837533591 12514469537190213791872358027182252929936358602833810835 3428325610330263101721259216521807375781175167102193930841 27292337306836264762753935784182451639417939230941921617432 1165561833870828408351571708913998360291505216617563836464 156932892326245943211675257202640558383185126898809037037 2441827583795935562377711778411382111563785570732168534515 1097713633309697516119431819952311382519589236611115035602 191243077466703734416510263172351822957634834069884520175 3498514441256684116301921049373082455124727201042485012114 3818728527131081398514252147730807861326241333683591332477 590334390246412655623007273053824726219122328062155418685 172872729219033

257963179512152 121843508831226 382633338624892 231143799529796 343361055136245 354071757203 146543820122605 2840465951018 19932352429305 31749202478128 180263635726735 75432976713588 13333259658463 145043679619710 4528252997318 350912555014798 78242151248 30848536217291 289323024927073 13062210316206 71293206219612 95122193638833 358493375423450 187052865618111 227492745632187

282293168430160 15293848328002 148801333412584 28646255819687 6259449926336 11952283868405 106099617582 104231319126818 159223665421450 1049215321205 305513648222153 51561133034243 286163536913322 8962148521186 235411744535561 331331159319895 33917786333651 200632833110702 131952110721859 4364311374804 558520374830 306721692714800

Table B.4: $N=64800$, Code Rate $=1 / 2$

$\begin{array}{lllll}54 & 9318 & 14392 & 27561 & 26909 \\ 55 & 7263 & 4635 & 2530 & 28130 \\ 3033 & 23830 & 3651\end{array}$ 562473123583260361729957507929169 575811261541865311551154471368516264 58126101134728768279231742937112997 59167891601821449616521202158503186 612283614213113275896718117279308 6220912494129966236349013155875444 632220739831690428534214152752425912 64256874501221931466514798161585491 65452017094233974264223701694121526 6610490618232370959730841259542762 6722120228652987015147136681495519235 69299821252913858474630370100232482 70126228032298881306324033219517863 7165942964231451148319509933531552 72135864541663320354245986245265 731952929518011308013364803215323 75021462 9129 11370257 761597525634552031119137152194919605 1868846083175530165131031070629224 7821514231171224526035316562563130699 312852990817042245883185 802185627771 8129773233102634877286222054522092 8215605565121864396714419227571589 8330145175910139292232608610556509 853032622298275622013126390624724791 86928292462124612400153113230918608 8720314602526689163022296324419613
886237119432285115642238571511220947
89264032516819038183848882127197093
56724965
3908 100
210279240
41238
51386115918
6213271046
7528814579
8281588069
1658311098
101668128363
24725
23216917989
13109072767
152667612422
52667612422
16
181571924646
181571924646
19319428589
201997827197
212706015071
231039311176
231039311176
24959713370
081 1767
26143319513
27269259014
192028900
291815230647
30208031737
311180425221
323168317783
33296949345
341228026611
35652626122
37766626962
38162908480
391177410120

403005130426
41133515424
42686517742
433177912489
443212021001
45145086996
4697925024
47455421896
48798921777
49497220661
5066122730
51127424418
5229194595
531926720113

Table B.5: $N=64800$, Code Rate $=3 / 5$

| 224221028211626199971116129223122995625170648270179 | 2563933725 |
| :---: | :---: |
| 25087162181701582820041256564186116292259917305225156463 | 2659719968 |
| 11049228532570614388550019245873221771355511346172653069 | 2757438084 |
| 1658122225125631971723577115552549668532540352181592521766 | 2867709548 |
| 165291448776431071517442111195679141552421321000111615620 | 29428517542 |
| 53408636166931434563565169482201891066150132536114243 | 301356822599 |
| 18506222362091289525421156916126215955006904130596802 | 3117864617 |
| 843346945524142163685197212542099372381390472565116826 | 322323811648 |
| 215002481463441738270641392940041655212818872052862206 | 33196272030 |
| 2251724291906529212161118737507566123006231282054319777 | 341360113458 |
| 17704636209001493192471234011008129664471273116445791 | 351374017328 |
| 66351455618865224212212412697980325485774418254113139004 | 362501213944 |
| 19982239631891272061250043822006761772100711952354724837 | 37225136687 |
| 7561115814646205343647177281167611843129374402826122944 | 38493412587 |
| 9306240091001211081374624325806019826842883628985019 | 39211975133 |
| 75757455252444736144002298155438006242031305311205128 | 40227056938 |
| 34829270130591582574532374736562458516542175072246214670 | 41753424633 |
| 156271529041982274858421339523918169851492937262535024157 | 422440012797 |
| 24896163651642313461166158107247413604259048716960420365 | 432191125712 |
| 37291724518448986220831253262051724618132825099141838804 | 44120391140 |
| 164551764615376181942552817776066218551437212517448817490 | 45243061021 |
| 1400813523375208798476408412936255362230916582640224360 | 461401220747 |
| 25119235861284761104432253686079752254461505318564040 | 471126515219 |
| 37721160134745451171705938102561197224210178332204716108 | 48467015531 |
| 13075964824546131502386773091979829881685848252395015125 | 49941714359 |
| 205263553115252336624521762619265201721806024593132551552 | 5024156504 |
| 1883921132201191521414705709610174566318651197001252414033 | 512496424690 |
| 412729711749916287223682146379431888055678047233636797 | 52144438816 |
| 1065124471143254081725849497044107879722910204744318 | 5369261291 |
| 21374132312298550563821237181417899781903023594889525358 | 54620920806 |
| 6199220567749133103999236971644522636522522437241539442 | 55139154079 |
| 7978121772893207783175864511863246231031125767170573691 | 562441013196 |
| 2047311294991422815257484393699543124840219081608818244 | 57135056117 |
| 8208575519059854124924645411234104921640610831114369649 | 5898698220 |
| 1626411275249532347126671919072577174248192938252211749 | 5915706044 |
| 362759691386215382317663532855177202472742857315036 | 602578017387 |
| 01853918661 | 612067124913 |
| 1105023002 | 622455820591 |
| 2936810761 | 63124023702 |
| 3122997828 | 6483141357 |
| 41504813362 | 652007114616 |
| 51844424640 | 66170143688 |
| 62077519175 | 6719837946 |
| 71897010971 | 681519512136 |
| 8532919982 | 69775822808 |
| 91129618655 | 7035642925 |
| 101504620659 | 7134347769 |
| 11730022140 |  |
| 122202914477 |  |
| 1311129742 |  |
| 141325413813 |  |
| 151923413273 |  |
| 16607921122 |  |
| 17227825828 |  |
| 18197754247 |  |
| 19166019413 |  |
| 2044033649 |  |
| 211337125851 |  |
| 222277021784 |  |
| 231075714131 |  |
| 241607121617 |  |

Table B.6: $N=64800$, Code Rate $=2 / 3$

| 01049116043506128268065822627672401867392791057920928 | 4916115642 |
| :---: | :---: |
| 1178198313643362245120582412812171879940134471382518483 | 51071410153 |
| 21795760248681186281279459151457610970120642043744557151 | 6115859078 |
| 31977761839972145368182177491134155564379174341547718532 | 753599418 |
| 446511968916086591670714335614330581461817894206845306 | 890249515 |
| 5977825521209612369151981689048513109170018725199715882 | 9120616354 |
| 648661111374311537559174331522714145148338871743112430 | 10149941102 |
| 720647143111173441808110552512141157611866118441105698192 | 11937520796 |
| 837911475915264199181013290621001012786106759682192465454 | 12159646027 |
| 9195259485777719999837892093163202326690165187167353 | 13147896452 |
| 104588670920202109059154317110731357616433368350821171 | 14800218591 |
| 111407240331995912608631194941416082491022321504123954322 | 151474214089 |
| 121380014161 | 162533045 |
| 1329489647 | 17127419286 |
| 141469316027 | 18147772044 |
| 152050611082 | 19139209900 |
| 1611439020 | 204527374 |
| 17135014014 | 21182069921 |
| 1815482190 | 2261315414 |
| 191221621556 | 23100779726 |
| 20209519897 | 24120455479 |
| 2141897958 | 2543227990 |
| 221594010048 | 26156165550 |
| 2351512614 | 271556110661 |
| 2485018450 | 28207187387 |
| 251759516784 | 29251818804 |
| 2659138495 | 3089842600 |
| 271639410423 | 31651617909 |
| 2874096981 | 321114898 |
| 29667815939 | 33205593704 |
| 302034412987 | 3475101569 |
| 31251014588 | 351600011692 |
| 32179186655 | 36914710303 |
| 33670319451 | 3716650191 |
| 344964217 | 381557718685 |
| 3572905766 | 391716720917 |
| 36105218925 | 4042563391 |
| 372037911905 | 412009217219 |
| 3840905838 | 4292185056 |
| 391908217040 | 43184298472 |
| 402023312352 | 441209320753 |
| 411936519546 | 451634512748 |
| 42624919030 | 461602311095 |
| 431103719193 | 47504817595 |
| 441976011772 | 48189954817 |
| 45196447428 | 49164833536 |
| 46160763521 | 50143916148 |
| 471177921062 | 5136613039 |
| 48130629682 | 521901018121 |
| 4989345217 | 53896811793 |
| 50110873319 | 541342718003 |
| 51188924356 | 5553033083 |
| 5278943898 | 5653116668 |
| 5359634360 | 5747716722 |
| 54734611726 | 5856957960 |
| 5551825609 | 59358914630 |
| 56241217295 |  |
| 57984520494 |  |
| 5866871864 |  |
| 59205645216 |  |
| 01822617207 |  |
| 193808266 |  |
| 270733065 |  |
| 31825213437 |  |

Table B.7: $N=64800$, Code Rate $=3 / 4$

| 06385790114611133891120032525243250427228217374 | 24265514957 |
| :---: | :---: |
| 111359269835713824127727244675215310852200111417 | 2555656332 |
| 278627977632113612121971444915137138601708639913444 | 26430312631 |
| 315601180469751329236463812877273065795143277866 | 271165312236 |
| 4762611407145999689162821131080992831230152414870 | 28160257632 |
| 5161056991587694461251514006303541114181139257358 | 29465514128 |
| 640598836340578537992153365970103681027896754651 | 30958413123 |
| 74441396391532109126837459120301222162915212406 | 31139879597 |
| 860078411577134975431420287591866235139083563 | 321540912110 |
| 932326625479554697812071731233997250493212652 | 33875415490 |
| 1088201008811090706965851313410158718348874559238 | 34741615325 |
| 11190310818119215755811046106151154514784796115619 | 35290915549 |
| 1236558736491715874512921341594414768715026921469 | 3629958257 |
| 1383163820505892367578067957421615589132442622 | 3794064791 |
| 1414463485215733304111193128601367381526551151088758 | 38111114854 |
| 15314911981 | 3928128521 |
| 16134166906 | 40847614717 |
| 171309813352 | 41782015360 |
| 18200914460 | 4211797939 |
| 1972074314 | 4323578678 |
| 2033123945 | 4477036216 |
| 2144186248 | 034777067 |
| 22266913975 | 1393113845 |
| 2375719023 | 2767512899 |
| 24141722967 | 317548187 |
| 2572717138 | 477851400 |
| 26613513670 | 592135891 |
| 27749014559 | 624947703 |
| 2886572466 | 725767902 |
| 29859912834 | 8482115682 |
| 3034703152 | 91042611935 |
| 31139174365 | 101810904 |
| 32602413730 | 11113329264 |
| 331097314182 | 12113123570 |
| 34246413167 | 13149162650 |
| 35528115049 | 1476797842 |
| 3611031849 | 15608913084 |
| 3720581069 | 1639382751 |
| 3896546095 | 1785094648 |
| 39143117667 | 18122048917 |
| 40156178146 | 19574912443 |
| 41458811218 | 20126134431 |
| 42136606243 | 2113444014 |
| 4385787874 | 22848813850 |
| 44117412686 | 23173014896 |
| 010221264 | 24149427126 |
| 1126049965 | 25149838863 |
| 282172707 | 2665788564 |
| 3315611793 | 274947396 |
| 43541514 | 2829712805 |
| 5697814058 | 29138786692 |
| 6792216079 | 301185711186 |
| 71508712138 | 311439511493 |
| 850536470 | 321614512251 |
| 91268714932 | 33134627428 |
| 10154581763 | 341452613119 |
| 1181211721 | 35253511243 |
| 1212431549 | 36646512690 |
| 1341297091 | 3768729334 |
| 1414268415 | 381537114023 |
| 1597837604 | 39810110187 |
| 16629511329 | 40119634848 |
| 17140912061 | 41151256119 |
| 1880659087 | 42805114465 |
| 1929188438 | 43111395167 |
| 20129314115 | 44288314521 |
| 21392213851 |  |
| 2238514000 |  |
| 2358651768 |  |

Table B.8: $N=64800$, Code Rate $=4 / 5$

| 0149112125575636012559810885054081002612828 | 369705447 |
| :---: | :---: |
| 152374901067749983869373430923509770310305 | 432175638 |
| 287425553282070851211610485564779529722157 | 58972669 |
| 3269943048350712284132504731101055177516 | 6561812472 |
| 41206713511199212191112675161537616642462363 | 714571280 |
| 5682871072127372457431104010756407310113422 | 888683883 |
| 61125912169526146610816940374428151150611573 | 988661224 |
| 74549115071118127411751520778541280340476484 | 1083715972 |
| 88430411594404134455226279151240285797052 | 112664405 |
| 9388591265665450523432534707374241661556 | 1237063244 |
| 101704893667758639817979548234785088838713 | 1360395844 |
| 111171643449087112642274883291471193060545455 | 1472003283 |
| 127323397010329217082623854208712899949711700 | 15150211282 |
| 1344181467249058418171145353311217119625251 | 16123182202 |
| 141541452579763457953677253788298263075997 | 174523965 |
| 1511484273940231210765165512572662881509852 | 1895877011 |
| 16607017614627653479133730118661813123068249 | 1925522051 |
| 171244154898748783776602102113412936671211977 | 201204510306 |
| 18101554210 | 21110705104 |
| 19101010483 | 2266276906 |
| 20890010250 | 2398892121 |
| 211024312278 | 248299701 |
| 2270704397 | 2522011819 |
| 23122713887 | 26668912925 |
| 24119806836 | 2721398757 |
| 2595144356 | 28120045948 |
| 26713710281 | 2987043191 |
| 27118812526 | 30817110933 |
| 28196911477 | 3162977116 |
| 29304410921 | 326167146 |
| 3022368724 | 3351429761 |
| 3191046340 | 34103778138 |
| 3273428582 | 3576165811 |
| 331167510405 | 072859863 |
| 34646712775 | 1776410867 |
| 35318612198 | 2123439019 |
| 0962111445 | 344148331 |
| 174865611 | 43464642 |
| 243194879 | 569602039 |
| 32196344 | 67863021 |
| 475276650 | 77102086 |
| 5106932440 | 874235601 |
| 667552706 | 981204885 |
| 751445998 | 101238511990 |
| 8110438033 | 11973910034 |
| 948464435 | 1242410162 |
| 1041579228 | 1313477597 |
| 11122706562 | 141450112 |
| 12119547592 | 1579658478 |
| 1374202592 | 1689457397 |
| 1488109636 | 1765908316 |
| 156895430 | 1868389011 |
| 169201304 | 1961749410 |
| 17125311934 | 20255113 |
| 1895596016 | 2161975835 |
| 193127589 | 22129023844 |
| 2044394197 | 2343773505 |
| 2140029555 | 2454788672 |
| 22122327779 | 2544532132 |
| 2314948782 | 2697241380 |
| 24107493969 | 271213111526 |
| 2543683479 | 28123239511 |
| 2663165342 | 2982311752 |
| 2724553493 | 304979022 |
| 28121577405 | 3192883080 |
| 29659811495 | 3224817515 |
| 30118054455 | 332696268 |
| 3196252090 | 34402312341 |
| 3247312321 | 3571085553 |
| 3335782608 |  |
| 3485041849 |  |
| 3540271151 |  |
| 056474935 |  |
| 142191870 |  |
| 2109688054 |  |

Table B.9: $N=64800$, Code Rate $=5 / 6$

| 043624168909415632163112256029126405859349696723 | 1470678878 |
| :---: | :---: |
| 12479178689783011433993136397295772885484603110217 | 1590273415 |
| 21017590099889309149857267409288745671277721898716 | 1616903866 |
| 39052479539243370100581128999610165936042974345138 | 1728548469 |
| 42379783448352327984380432983537167307015287311 | 186206630 |
| 5343578713483693187665851034071445870208440522780 | 193635453 |
| 6391731113476130410331593951991611199169983169960 | 2041257008 |
| 768833237171710752789197644745388810009417646141567 | 2116126702 |
| 8105872195168929685420258028836496111602310244449 | 2290699226 |
| 9378685932074332150571450384054446572309498921512 | 2357674060 |
| 108548184810372458573136536637917669462245656069975 | 2437439237 |
| 11820410593793536363882394596885612395728992679978 | 2570185572 |
| 127795741633954268677352641775681062372525319115 | 2688924536 |
| 137151248242605003101057419920366918798209282633755 | 278536064 |
| 14360057045272009718677119958902544676811036520 | 2880695893 |
| 1563047621 | 2920512885 |
| 1664989209 | 0106913153 |
| 1772936786 | 136024055 |
| 1859501708 | 23281717 |
| 1985211793 | 322199299 |
| 2061747854 | 419397898 |
| 2197731190 | 5617206 |
| 22951710268 | 685441374 |
| 2321819349 | 7106763240 |
| 2419495560 | 866729489 |
| 251556555 | 931707457 |
| 2686003827 | 1078685731 |
| 2750721057 | 11612110732 |
| 2879283542 | 1248439132 |
| 2932263762 | 135809591 |
| 070452420 | 1462679290 |
| 196452641 | 1530092268 |
| 227742452 | 161952419 |
| 353312031 | 1780161557 |
| 494007503 | 1815169195 |
| 518502338 | 1980629064 |
| 6104569774 | 2020958968 |
| 716929276 | 217537326 |
| 8100374038 | 2262913833 |
| 93964338 | 2326147844 |
| 1026405087 | 242303646 |
| 118583473 | 252075611 |
| 1255825683 | 264687362 |
| 139523916 | 2786849940 |
| 1441071559 | 2848302065 |
| 1545063491 | 2970381363 |
| 1681914182 | 017697837 |
| 17101926157 | 138011689 |
| 1856683305 | 2100702359 |
| 1934491540 | 336679918 |
| 2047662697 | 419146920 |
| 2140696675 | 542445669 |
| 2211171016 | 6102457821 |
| 2356193085 | 776483944 |
| 2484838400 | 833105488 |
| 258255394 | 963469666 |
| 2663385042 | 1070886122 |
| 2761745119 | 1112917827 |
| 2872031989 | 12105928945 |
| 2917815174 | 1336097120 |
| 014643559 | 1491689112 |
| 133764214 | 1562038052 |
| 2723867 | 1633302895 |
| 3105958831 | 17426410563 |
| 412216513 | 18105566496 |
| 553004652 | 1988077645 |
| 614299749 | 2019994530 |
| 778785131 | 2192026818 |
| 8443510284 | 2234031734 |
| 963315507 | 2321069023 |
| 1066624941 | 2468813883 |
| 11961410238 | 2538952171 |
| 1284008025 | 2640626424 |
| 1391565630 | 2737559536 |

Table B.10: $N=64800$, Code Rate $=8 / 9$

| 0623528483222 | 1319693869 | 658214932 | 1957361399 | 1226445073 |
| :---: | :---: | :---: | :---: | :---: |
| 1580034925348 | 1435712420 | 763564756 | 09702572 | 1342125088 |
| 2275792790 | 154632981 | 83930418 | 120626599 | 1434633889 |
| 3696145164739 | 1632154163 | 92113094 | 245974870 | 155306478 |
| 4117232376264 | 179733117 | 1010074928 | 312286913 | 1643206121 |
| 5192724253683 | 1838026198 | 1135841235 | 441591037 | 1739611125 |
| 6371463092495 | 1937943948 | 1269822869 | 529162362 | 1856991195 |
| 7307063427154 | 031966126 | 1316121013 | 63951226 | 196511792 |
| 824286133761 | 15731909 | 149534964 | 769114548 | 039342778 |
| 929062645927 | 28504034 | 1545554410 | 846182241 | 132386587 |
| 10171619504273 | 356221601 | 1649254842 | 941204280 | 211116596 |
| 11461361793491 | 46005524 | 175778600 | 105825474 | 314576226 |
| 12486532866005 | 552515783 | 1865092417 | 1121545558 | 414463885 |
| 13134359233529 | 61722032 | 1912604903 | 1237935471 | 539074043 |
| 14458940352132 | 718752475 | 033693031 | 1357071595 | 668392873 |
| 15157939206737 | 84971291 | 135573224 | 141403325 | 717335615 |
| 16164411915998 | 925663430 | 23028583 | 1566015183 | 852024269 |
| 17148223814620 | 101249740 | 33258440 | 1663694569 | 930244722 |
| 18679160146596 | 1129441948 | 462266655 | 174846896 | 1054456372 |
| 19273859183786 | 1265282899 | 548951094 | 1870926184 | 113701828 |
| 051566166 | 1322433616 | 614816847 | 1967647127 | 1246951600 |
| 115044356 | 148673733 | 744331932 | 063581951 | 136802074 |
| 21301904 | 1513744702 | 821071649 | 131176960 | 1418016690 |
| 360273187 | 1646982285 | 921192065 | 227107062 | 1526691377 |
| 46718759 | 1747603917 | 1040036388 | 311333604 | 1624631681 |
| 562402870 | 1818594058 | 1167203622 | 43694657 | 1759725171 |
| 623431311 | 1961413527 | 1236944521 | 51355110 | 1857284284 |
| 710395465 | 021485066 | 1311647050 | 633296736 | 1916961459 |
| 866172513 | 11306145 | 1419653613 | 725053407 |  |
| 915885222 | 22319871 | 15433166 | 824624806 |  |
| 106561535 | 334631061 | 1629701796 | 94216214 |  |
| 1147652054 | 455546647 | 1746523218 | 1053485619 |  |
| 1259666892 | 55837339 | 1817624777 | 1166276243 |  |

Table B.11: $N=64800$, Code Rate $=9 / 10$

| 0561125632900 | 1732162178 | 1662962583 | 151263293 | 143267649 |
| :---: | :---: | :---: | :---: | :---: |
| 1522031434813 | 04165884 | 171457903 | 1659494665 | 156236593 |
| 2248183481 | 128963744 | 08554475 | 1745486380 | 166462948 |
| 3626540644265 | 28742801 | 140973970 | 031714690 | 1742131442 |
| 4105529145638 | 334235579 | 244334361 | 152042114 | 057791596 |
| 5173421823315 | 434043552 | 35198541 | 263845565 | 124031237 |
| 6334256782246 | 528765515 | 411464426 | 357221757 | 222171514 |
| 721855523385 | 65161719 | 532022902 | 428056264 | 35609716 |
| 826152365334 | 77653631 | 62724525 | 512022616 | 451553858 |
| 9154617553846 | 850591441 | 710834124 | 610183244 | 515171312 |
| 10415455613142 | 95629598 | 823266003 | 740185289 | 625543158 |
| 11438229575400 | 105405473 | 956055990 | 822573067 | 752802643 |
| 12120953293179 | 1147245210 | 1043761579 | 924833073 | 849901353 |
| 13142135286063 | 121551832 | 114407984 | 1011965329 | 956481170 |
| 14148010725398 | 1316892229 | 1213326163 | 116493918 | 1011524366 |
| 15384317774369 | 144491164 | 1353593975 | 1237914581 | 1135615368 |
| 16133421454163 | 1523083088 | 1419071854 | 1350283803 | 1235811411 |
| 1723685055260 | 161122669 | 1536015748 | 1431193506 | 1356474661 |
| 061185405 | 1722685758 | 1660563266 | 154779431 | 1415425401 |
| 129944370 | 058782609 | 1733224085 | 1638885510 | 1550782687 |
| 234051669 | 17823359 | 017683244 | 1743874084 | 163161755 |
| 346405550 | 212314231 | 12149144 | 058361692 | 1733921991 |
| 413543921 | 342252052 | 215894291 | 151261078 |  |
| 51171713 | 442863517 | 351541252 | 257216165 |  |
| 654252866 | 555313184 | 418555939 | 335402499 |  |
| 76047683 | 619354560 | 548202706 | 422256348 |  |
| 856162582 | 71174131 | 614753360 | 510441484 |  |
| 921081179 | 83115956 | 74266693 | 663234042 |  |
| 109334921 | 931291088 | 841562018 | 713135603 |  |
| 1159532261 | 1052384440 | 92103752 | 813033496 |  |
| 1214304699 | 1157224280 | 1037103853 | 935163639 |  |
| 135905480 | 123540375 | 115123931 | 1051612293 |  |
| 1442891846 | 131912782 | 1261463323 | 1146823845 |  |
| 1553746208 | 149064432 | 1319395002 | 123045643 |  |
| 1617753476 | 1532251111 | 1451401437 | 1328182616 |  |

Table B.12: $N=16200$, Code Rate $=1 / 5$
629596263047695483949361660144112035567634712557
106914988385937343071349476871031359648069829611090
107743613520811177767635498746658372391226526744292
1186937085981871849081065068053334262710461928511120
7844307910773
3385108545747
13601201012202
618942412343
9840127264977

Table B.13: $N=16200$, Code Rate $=1 / 3$
41689094156321631122560291264058593496967236912
8978301143399312639629577288548560311021822263575
33831005911141000810147938442904345139353619652291
27973693761570777431941871662153840514045825420
6110855115157404487949465383183134419569104724306
150556827778
717268306623
728139413505
102708669914
362275639388
993050584554
484496092707
688332371714
4768387810017
1012733348267

Table B.14: $N=16200$, Code Rate $=2 / 5$
565041438750583672080716351767134469227386658
5696168532074157019502356082605857691517708016 3992771219072588970779218021866613788418861931 410837817577681093228226539658674428882777662254 424788843678821966032458644774227788964058963 9693500252022271811933019285140403048248063134 165281711435
336665433745
928685094645
739757908972
659744221799
927640413847
868373784946
534819939186
672490155646
450244398474
510773429442
138789102660

Table B.15: $N=16200$, Code Rate $=4 / 9$

| 20712238663544061106250455158 | 1189354996 |
| :---: | :---: |
| 212543574848222348308963285876 | 123028764 |
| 2292657012693693243831903507 | 1359881057 |
| 232802452035775324109146674449 | 1474113450 |
| 245140200312634742649711856202 |  |
| 040466934 |  |
| 1285566 |  |
| 26694212 |  |
| 334391158 |  |
| 438504422 |  |
| 55924290 |  |
| 614674049 |  |
| 778202242 |  |
| 846063080 |  |
| 946337877 |  |
| 1038846868 |  |

Table B.16: $N=16200$, Code Rate $=3 / 5$

| 2765571364263596137448112182544339428404310771 | 517336028 |
| :---: | :---: |
| 49512112208723124629283985739265560159932615 | 637861936 |
| 21047305777309642826238493911196463529863204016 | 74292956 |
| 41672063475731575664395660455634284244134126334 | 856923417 |
| 42012428447459172173629974283807151347326195 | 92664878 |
| 267030815139373619995889436238064534540963845809 | 1049133247 |
| 5516162229063285125757973816817875231135431205 | 1147633937 |
| 42442184541517055642488623332871848112135956022 | 1235902903 |
| 2142283040695654129529513919135688417863964738 | 1325664215 |
| 021612653 | 1452084707 |
| 113801461 | 1539403388 |
| 225023707 | 1651094556 |
| 339711057 | 1749084177 |
| 459856062 |  |

Table B.17: $N=16200$, Code Rate $=2 / 3$

| 0208416131548128614603196429724813369345146202622 | 125831180 |
| :---: | :---: |
| 1122151634482880140718473799352937397143583108 | 21542509 |
| 22593399929265086439963833107528716431252350 | 344181005 |
| 33423529 | 452125117 |
| 441982147 | 521552922 |
| 518804836 | 63472696 |
| 638644910 | 72264296 |
| 72431542 | 81560487 |
| 830111436 | 939261640 |
| 921672512 | 101492928 |
| 1046061003 | 112364563 |
| 112835705 | 12635688 |
| 1234262365 | 132311684 |
| 1338482474 | 1411293894 |
| 1413601743 |  |
| 01632536 |  |

Table B.18: $N=16200$, Code Rate $=11 / 15$

| 331984784207148110092616192434375546831801 | 810151945 |
| :---: | :---: |
| 426812135 | 91948412 |
| 531074027 | 109952238 |
| 626373373 | 1141411907 |
| 738303449 | 024803079 |
| 841292060 | 130211088 |
| 941842742 | 27131379 |
| 1039461070 | 39973903 |
| 112239984 | 423233361 |
| 014583031 | 51110986 |
| 130031328 | 62532142 |
| 211371716 | 716902405 |
| 31323725 | 812981881 |
| 41817638 | 9615174 |
| 517743447 | 1016483112 |
| 636321257 | 1114152808 |
| 75423694 |  |

Table B.19: $N=16200$, Code Rate $=7 / 9$

58961565
62493184
72123210
87271339
93428612
026631947
12302695
220252794
33039283
48622889
53762110
620342286
$\left.\begin{array}{llll}7 & 951 & 2068 \\ 8 & 3108 & 3542\end{array}\right)$

79512068
921161855
07221584
127671881
227011610
332831732
41681099
53074243
63460945
720491746
85661427
935451168

Table B.20: $N=16200$, Code Rate $=37 / 49$

| 32409499148190855971612703332508226417022805 | 64972228 |
| :---: | :---: |
| 424471926 | 723261579 |
| 54141224 | 02482256 |
| 62114842 | 111171261 |
| 7212573 | 212571658 |
| 023832112 | 314781225 |
| 122862348 | 42511980 |
| 2545819 | 523202675 |
| 31264143 | 64351278 |
| 417012258 | 7228503 |
| 5964166 | 018852369 |
| 61142413 | 157483 |
| 7224381 | 28381050 |
| 012451581 | 312311990 |
| 1775169 | 4173868 |
| 216961104 | 52392951 |
| 319142831 | 6163645 |
| 45321450 | 726441704 |
| 591974 |  |

Table B.21: $N=16200$, Code Rate $=8 / 9$

01558712805
114508731337
2174111291184
32948061566
4482605923
09261578
17771374
2608151
31195210
41484692
0427488
18281124
28741366
31500835

41496502
010061701
1115597
26571403
31453624
44291495
0809385
1367151
21323202
3960318
414511039
010981722
110151428
212611564

35441190
414721246
0508630
14211704
2284898
3392577
41155556
06311000
17321368
21328329
31515506
411041172


[^0]:    ${ }^{1}$ SED Systems, a Division of Calian Ltd., Saskatoon, SK, Canada

[^1]:    ${ }^{1} 1 / 4,1 / 3,2 / 5,1 / 2,3 / 5,2 / 3,3 / 4,4 / 5,5 / 6,8 / 9$, and $9 / 10$
    ${ }^{2} 1 / 5,1 / 3,2 / 5,4 / 9,3 / 5,2 / 3,11 / 15,7 / 9,37 / 49$, and $8 / 9$

[^2]:    ${ }^{3}$ For simplicity, the $\mathbf{H}$ matrix in $\sqrt{2.27}$ does not have the structure of the $\mathbf{H}$ matrices in the DVB-S2 standard.

