

Instituto Tecnológico y de Estudios Superiores de Occidente

Repositorio Institucional del ITESO

rei.iteso.mx

Departamento de Electrónica, Sistemas e Informática

DESI - Artículos y ponencias con arbitraje

2017-09

System Margining Surrogate-Based Optimization in Post-Silicon Validation

Rangel-Patiño, Francisco E.; Chávez-Hurtado, José L.; Viveros-Wacher, Andrés; Rayas-Sánchez, José E.

F. E. Rangel-Patiño, J. L. Chávez-Hurtado, A. Viveros-Wacher, J. E. Rayas-Sánchez, and N. Hakim, "System margining surrogate-based optimization in post-silicon validation," IEEE Trans. Microwave Theory Techn., vol. 65, no. 9, pp. 3109-3115, Sep. 2017. DOI: 10.1109/TMTT.2017.2701368

Enlace directo al documento: <http://hdl.handle.net/11117/5947>

Este documento obtenido del Repositorio Institucional del Instituto Tecnológico y de Estudios Superiores de Occidente se pone a disposición general bajo los términos y condiciones de la siguiente licencia:
<http://quijote.biblio.iteso.mx/licencias/CC-BY-NC-ND-2.5-MX.pdf>

(El documento empieza en la siguiente página)

System Margining Surrogate-Based Optimization in Post-Silicon Validation

Francisco E. Rangel-Patiño, José L. Chávez-Hurtado, Andres Viveros-Wacher, José E. Rayas-Sánchez, and Nagib Hakim

Abstract— There is an increasingly higher number of mixed-signal circuits within microprocessors. A significant portion of them corresponds to high-speed input/output (HSIO) links. Post-silicon validation of HSIO links is critical to provide a release qualification decision. One of the major challenges in HSIO electrical validation is the physical layer (PHY) tuning process, where equalization techniques are typically used to cancel any undesired effect. Current industrial practices for PHY tuning in HSIO links are very time consuming since they require massive lab measurements. On the other hand, surrogate modeling techniques allow to develop an approximation of a system response within a design space of interest. In this paper, we analyze several surrogate modeling methods and design of experiments techniques to identify the best approach to efficiently optimize a receiver equalizer. We evaluate the models performance by comparing with actual measured responses on a real server HSIO link. We then perform a surrogate-based optimization on the best model to obtain the optimal PHY tuning settings of a HSIO link. Our methodology is validated by measuring the real functional eye diagram of the physical system using the optimal surrogate model solution.

Index Terms— DoE, equalization, eye diagram, HSIO, Kriging, neural network, optimization, polynomial, post-silicon validation, surrogate models, receiver, support vector machines.

I. INTRODUCTION

ONE OF THE MAJOR challenges in computer servers post-silicon electrical validation is the physical layer (PHY) tuning process, where equalization (EQ) techniques are used to cancel undesired effects, including jitter, attenuation, and inter-symbol interference, among others [1]-[3]. PHY tuning in HSIO links is one of the most time-consuming processes in post-silicon validation [4]-[6], since current industrial practices for PHY tuning are typically based on exhaustive testing requiring massive lab measurements, a process that typically takes several weeks to perform.

Accurate direct simulations for PHY tuning in HSIO links are difficult to obtain and computationally very expensive given the complexity of the system involved. On the other

hand, surrogate models are scalable mathematical models that can be used as a parameterized approximation of a system response within a design space of interest [7], [8].

In this paper, we develop surrogate models of a high-speed input/output (HSIO) link based on actual measurements of an industrial server post-silicon validation platform. We compare several surrogate modeling methods combined with different design of experiments (DoE) techniques to find the best approach to efficiently simulate the PHY tuning process, verifying the accuracy of the resultant surrogate models by comparing with actual measurements. We next perform a surrogate-based optimization (SBO) with the best surrogate model found to obtain the optimal PHY tuning receiver (Rx) equalizer settings. We finally validate our approach by measuring the actual functional eye diagram on the real system using the optimal settings predicted by the best surrogate.

The present article expands our work in [6] and [9] by incorporating the following aspects: a) we explore several additional surrogate modeling techniques (besides Kriging) to efficiently simulate the PHY equalizer circuitry of the Rx, namely: polynomial-based surrogate modeling (PSM), support vector machines (SVM), generalized regression neural networks (GRNN), and 3-layer perceptron neural networks (3LP ANN); b) we generate the models by using reduced sets of training and testing data exploiting different DoE techniques: Box Behnken (BB); orthogonal arrays (OA), and Sobol; c) we perform a SBO on the best model found to obtain the optimal Rx PHY tuning setting values; d) we evaluate the models performance by comparing with actual measured responses on a real server HSIO link.

This paper aims at assessing several surrogate modeling and DoE techniques to identify the best approach to address a highly relevant industrial challenge: optimizing a receiver equalizer in a measurement-based server HSIO validation platform, focusing on system margining performance. In contrast, [9] considers a simpler, simulation-based HSIO system, with a generic receiver, transmitter, and channel, including the transmitter parameters as optimization variables. Also in contrast, [6] incorporates jitter tolerance in the system performance but it is restricted to only one surrogate modeling approach (Kriging) and one DoE technique (Sobol low discrepancy sequence).

The organization of this paper is as follows: Section II describes the physical system and measurement setup. Section III describes the DOE approaches. Section IV presents the different surrogate modeling techniques and the SBO procedure. Results are discussed in Section V. Finally, Section

This paper is an expanded version from the 2016 Latin America Microwave Conference, Puerto Vallarta, Mexico, Dec. 12-14, 2016.

F. E. Rangel-Patiño and A. Viveros-Wacher are with Intel Corp., Zapopan, 45109 Mexico (e-mail: francisco.rangel@intel.com). J. L. Chávez-Hurtado, and J. E. Rayas-Sánchez are with the Department of Electronics, Systems, and Informatics, ITESO – The Jesuit University of Guadalajara, Tlaquepaque, Jalisco, 45604 Mexico. N. Hakim is with Intel Corp., Santa Clara, CA, 95052 USA. F.E. Rangel-Patiño, J. L. Chávez-Hurtado, and A. Viveros-Wacher are funded through a CONACYT scholarship (*Consejo Nacional de Ciencia y Tecnología*, Mexican Government).




Fig. 1. Test setup: an Intel server post-silicon validation platform.

VI concludes our work.

II. SYSTEM DESCRIPTION

The system under test is an Intel server post-silicon validation platform in an industrial environment, as shown in Fig. 1. The platform is comprised mainly of a CPU and a platform controller hub (PCH). The PCH is a family of Intel microchips which controls data paths and support functions used in conjunction with the Intel CPU through direct media interface (DMI) [6]. Within the PCH, our methodology was tested on a HSIO link SATA Gen3 [10]. The SATA channel topology is comprised of the Tx driver, the Tx base board transmission lines, several via transitions, an I/O card connector, and 1 m SATA cable used to connect the base board to the device I/O card, as illustrated in Fig. 2. The measurement system is based on an Intel process called system margin validation (SMV) [11], which is a methodology to assess how much margin is in the design relative to silicon characteristics and processes that vary over time, including voltage, temperature, frequency, humidity, and component aging, among other factors. The fundamental process behind the SMV consists of systematically adjusting the corner conditions under which the validation platform operates, then measure the Rx functional eye opening by using on-die design for test (DFT) features until the eye opening has been shrunk to a point where the Rx detects errors or the system fails, as illustrated in Fig. 3.

III. DESIGN OF EXPERIMENTS

A large amount of training and testing data is usually needed to ensure surrogate model accuracy. However, generating large amounts of data is very expensive in the post-silicon validation environment. DoE can be exploited to reduce the dimension of these data sets, ensuring adequate parameter coverage [12]. Here we use DoE to sample the complete design space in an efficient manner by selecting a relatively small number of base points. With k variables and 3 levels for each variable, a full factorial space search requires 3^k experimental runs. We employ three different DoE techniques to explore the desired solution space with a far less number of




Fig. 2. SATA3 Rx channel topology.

runs: BB, OA, and Sobol. For each technique, we use five input variables that represent Rx PHY parameters, including CTLE (two), VGA (one), and CDR (two) settings, and then we retrieve the eye measurements from the system under test. The samples taken are later used as the training and testing data required for surrogate modeling.

A. Box Behnken (BB)

Response surface methodology (RSM) is a collection of techniques commonly used to obtain the model of a system under study whose response is affected by a set of input variables [13]. RSM helps to find first and second order effects of k variables on the measured outputs. First order effects are easily obtained through two-level full or fractional designs, whereas second order effects are usually captured by spherical designs such as the central composite design [9] that requires up to five levels for each variable (the center points, ± 1 and $\pm a$, where $a = k^{1/2}$).

BB is a type of second order RSM design that combines factorial designs with balanced incomplete blocks designs [14]. This characteristic is particularly helpful for variables that are not able to take $k^{1/2}$ values, such as digitally controlled variables, as in our system under test. In this manner, we use only 3 levels for each variable, yielding a total number of 46 experiments. We denote this DoE as BB.

B. Orthogonal Arrays (OA)

OAs are experimental designs identified by $L_N(s^k)$, where N is the number of experimental runs, s is the number of states (or levels) for each variable and k is the number of variables [15]. Their most important feature is that for each variable, all possible levels appear equally often. OAs help to reduce the number of experiments while maintaining the ability to measure the effect of each variable on the output without the need to test all possible combinations.

When $s = 2$, the resulting OA allows to see linear effects. By increasing the value of s , non-linear effects can be assessed. We use an $L_{27}(3^5)$ OA in our work in order to capture non-linear effects in the objective function by only running 27 experiments. We denote this DoE as OA27.

C. Sobol

The most commonly used stochastic sampling algorithm is Monte Carlo. Monte Carlo sampling tends to generate clusters of points, leading to unnecessary samples, as well as leaving gaps in the solution space. One approach to overcome these issues is to use quasi-Monte Carlo methods such as low-discrepancy sequences [16]. The measure of non-uniformity of a sequence of points is known as discrepancy.

We select the Sobol [17] low-discrepancy sequence as the third DoE option to sample the solution space. It is generated




Fig. 3. Functional eye diagram based on system margin validation.

from a set of binary fractions v_i^j of length w bits, where $i = 1, 2, \dots, w$ and $j = 1, 2, \dots, d$ is the dimension. The Sobol sequence

$$x_n^j (n = \sum_{i=0}^w b_i 2^i, b_i \in \{0,1\}) \quad (1)$$

in dimension j is generated by

$$x_n^j = b_1 v_1^j \oplus b_2 v_2^j \oplus \dots \oplus b_w v_w^j \quad (2)$$

where operator \oplus denotes the bitwise XOR operation.

The solution space is better explored as the number of samples increases, at the expense of increasing test time on the real system. Therefore, we use three different Sobol DoE, denoted as Sobol50, Sobol100 and Sobol150, with 50, 100 and 150 samples, respectively.

IV. SURROGATE MODELING AND OPTIMIZATION

Surrogate models can be constructed using data from high-reliability models or from measurements, and provide fast approximations of the original system or component at new design points [18]. The surrogates provide fast approximations of the system response, making optimization and sensitivity studies possible. Response surface approximations, neural network techniques, splines, and kriging are examples of methods used to generate surrogates for simulations in the optimization of complex problems [19]. The major benefit of surrogate models is the ability to quickly obtain any number of additional function evaluations without resorting to more expensive numerical models. In this section, several surrogate modeling techniques are explored to construct an efficient surrogate model for PHY equalizer simulation.

A. Surrogate Model Formulation

Let $\mathbf{R}_f \in \mathfrak{R}^m$ represent the actual electrical margining system response, denoted as a fine model response, consisting of the eye width $e_w \in \mathfrak{R}$ and eye height $e_h \in \mathfrak{R}$ of the measured functional eye diagram ($m = 2$) illustrated in Fig. 3,

$$\mathbf{R}_f(x, \psi, \delta) = \begin{bmatrix} e_w(x, \psi, \delta) \\ e_h(x, \psi, \delta) \end{bmatrix} \quad (3)$$

The electrical margining system response \mathbf{R}_f depends on the Rx PHY tuning setting values x , the operating conditions ψ (voltage and temperature), and the devices δ (silicon skew and end-point devices).

The surrogate models are trained such that its response is as close as possible to the fine model response for all data in the

training set,

$$\mathbf{R}_s(x, \psi, \delta) \approx \mathbf{R}_f(x, \psi, \delta) \quad (4)$$

where $\mathbf{R}_s \in \mathfrak{R}^m$ is the response of the surrogate model.

Two sets of data (inputs x and targets \mathbf{R}_f) are used to develop the surrogate models: a learning set used to measure the training error, and a testing set used to measure the generalization error during training.

B. Surrogate Modeling Techniques

By using the PHY tuning setting values as inputs and the corresponding eye height and eye width as targets, we exploit five different surrogate modeling techniques: PSM, SVM, Kriging, GRNN, and a 3LP ANN.

PSM is a surrogate modeling technique that has been used to model microwave structures in the frequency domain [20] and also microwave structures subject to multiphysics variations [21]. The surrogate model is implemented by exploiting the multinomial theorem, which allows the algorithm to raise a polynomial to an arbitrary power with all cross terms and no redundancies. A polynomial function is used to represent the behavior of the response around a reference design. The order of the polynomial function is increased until generalization performance deteriorates. A particular advantage of this surrogate model technique relies in the fact that weighting factors are calculated in closed form, achieving a global minimum in the least squares sense and exhibiting a very cheap computational cost. A detail mathematical formulation of PSM is in [20].

GRNN is a special type of ANN that does not require an iterative training procedure [22]. Moreover, the number of neurons in the hidden layers is equal to the number of learning samples [23]. As the number of samples becomes large, this technique exhibits a fast learning and convergence to the optimal regression surface [24]. GRNN uses a special kind of radial basis functions; a detail formulation of GRNN is in [25].

SVM are trained by using the structural risk minimization principle, instead of empirical risk minimization principle used by ANNs models. It allows SVM models to exhibit a good tradeoff between model complexity and generalization capability [26]. The SVM technique solves a constrained quadratic optimization problem, finding a global optimum for the model parameters. The optimization problem is feasible due to the use of kernel functions, being the radial basis function the most employed kernel [27], [28]. A detail formulation of SVM is in [27]. Our implementation exploits the SVM regression available in Matlab, with linear kernel functions and sequential minimal optimization solver (default).

Kriging surrogate modeling is based on space filling experiments, aiming at covering the whole experimental area [29]. Kriging is a kind of kernel-based probabilistic model; it minimizes the prediction variance by exploiting the best linear unbiased estimator of the output value for a given input. If there are not enough function evaluations, the predictions may become inaccurate [29]. A detailed formulation of Kriging is in [29]. Our Kriging implementation exploits the Gaussian process regression available in Matlab, with squared exponential built-in kernel functions (default).

TABLE I

SURROGATE MODELS GENERALIZATION ERROR ε FOR EYE HEIGHT					
model	BB	OAL27	Sobol50	Sobol100	Sobol150
PSM	2.77%	8.90%	2.68%	2.05%	0.42%
SVM	6.35%	6.70%	6.69%	6.79%	6.77%
Kriging	3.10%	7.01%	2.74%	1.89%	1.45%
GRNN	7.47%	9.27%	2.86%	2.15%	1.58%
3LPANN	3.33%	7.14%	2.49%	1.96%	1.15%

TABLE II

SURROGATE MODELS GENERALIZATION ERROR ε FOR EYE WIDTH					
model	BB	OAL27	Sobol50	Sobol100	Sobol150
PSM	1.66%	2.79%	1.37%	1.23%	0.11%
SVM	3.27%	4.32%	3.43%	3.48%	3.49%
Kriging	2.71%	5.36%	1.23%	1.28%	0.55%
GRNN	3.82%	4.33%	1.14%	1.04%	0.53%
3LPANN	2.96%	2.59%	1.71%	1.27%	0.56%

The multilayer perceptron (MLP) is a feedforward network and one of the ANN topologies most widely used [30]. They can use different kinds of activation functions with different approximation properties [31], including sigmoidal, hyperbolic tangent, Gaussian, piece-wise linear, etc. In this work, we use hyperbolic tangent activation functions. The number of neurons (h) in the hidden layer depends on the required complexity of the ANN, and its final number is defined based on the ANN generalization performance. In this work, the 3-layer perceptron (3LP) ANN is trained by using Bayesian regularization training [32] available in the MATLAB Neural Network Toolbox. We start training the 3LP ANN with $h = 1$, calculating the corresponding learning and testing errors. We keep increasing the complexity of the ANN (the number of hidden neurons h) until the current testing error is larger than the previous one and the current learning error is smaller than the current testing error [33]. A detailed formulation of ANN is in [34].

SVM, Kriging, and GRNN were implemented using available toolboxes in Matlab (ver. 8.4, R15b) with default parameters. The PSM model was implemented in Matlab based on the procedure presented in [20]. The 3LP ANN was implemented in Matlab as described above.

General reviews of surrogate modeling techniques are available in [7], [35], and [36].

C. Direct Surrogate Model Optimization

According to their generalization performance, we select the best surrogate model found and use it for direct optimization. Following [9], our optimization procedure maximizes the eye diagram by minimizing the following objective function obtained from the best surrogate,

$$u(\mathbf{x}) = -[e_w(\mathbf{x}, \boldsymbol{\psi}, \boldsymbol{\delta})][e_h(\mathbf{x}, \boldsymbol{\psi}, \boldsymbol{\delta})] \quad (5)$$

We aim at finding the optimal set of PHY tuning setting values \mathbf{x}^* by solving

$$\mathbf{x}^* = \underset{\mathbf{x}}{\operatorname{argmin}} u(\mathbf{x}) \quad (6)$$

Our SBO procedure uses the Nelder-Mead simplex-based method [37] to solve (6). Notice that solving (6) is computationally very efficient since $u(\mathbf{x})$ is evaluated from the already available surrogate.




Fig. 4. Surrogate models absolute testing errors for eye height, using: a) OAL27, b) BB, c) Sobol50, d) Sobol100, and e) Sobol150.

V. RESULTS AND COMPARISONS

We first evaluate the accuracy of the obtained surrogate models by comparing with actual measured responses from a SATA Gen3 HSIO link. The average relative error ε for eye height and eye width at testing base points (\mathbf{x}_T) not seen during training is calculated as

$$\varepsilon = \frac{\|\mathbf{R}_f(\mathbf{x}_T) - \mathbf{R}_s(\mathbf{x}_T)\|_2}{\|\mathbf{R}_f(\mathbf{x}_T)\|_2} \quad (7)$$

In all the modeling cases, we use 30 randomly distributed testing base points not seen during training to measure the generalization performance. Norms in (7) are calculated using these 30 testing base points.

Tables I and II show a summary of the generalization performance, obtained from (7), for the eye height and eye width, comparing the five surrogate models using the five DoE: a) OAL27, b) BB, c) Sobol50, d) Sobol100, and e) Sobol150. It is seen from those tables that, overall, the PSM technique yields the lowest testing average relative errors for both eye measurements when using Sobol150, which is the DoE technique yielding best generalization performance.

Fig. 4 and Fig. 5 show the absolute error at all testing samples for both eye height and eye width, for the five surrogate models using the five DoE techniques. When using OAL27 DoE, it is observed that the SVM model shows the best accuracy for eye height (Fig. 4a), while the 3LP-ANN model provides the best accuracy for eye width (Fig. 5a). When using the BB DoE, the PSM shows the best accuracy for both eye height and width (Figs. 4b and 5b). 3LP-ANN and GRNN models exhibit the best performance when using Sobol50 DoE (Figs. 4c and 5c). When the surrogate models are developed using Sobol100 DoE, the best performance is achieved by Kriging and GRNN models (Figs. 4d and 5d). Finally, it is observed that the PSM technique with Sobol150 DoE yields the best generalization performance (Figs. 4e and 5e), with the lowest average relative testing errors, as confirmed in Tables I and II. From here, we take PSM with Sobol150 as the best surrogate model found.

The actual responses from the best surrogate model found are compared in Figs. 6 and 7 with the fine model response (real measurements), at the same 30 randomly distributed testing base points. It is observed that the PSM model effectively simulates the fine model.

We next perform a SBO with the best PSM surrogate model, as described in Section III.C, to obtain the optimal PHY tuning Rx equalizer settings. Finally, we validate the SBO results by measuring the SATA link Rx inner eye height/width at \mathbf{x}^* on the real validation platform with a commercial SATA device. The results, shown in Fig. 8, indicate an improvement of 400% on eye diagram area as compared to the initial PHY tuning settings, demonstrating the high effectiveness of our approach.

The methodology outlined in this paper can be applied to any server silicon that has a similar receiver circuitry with adjustable EQ parameters. Intel works closely with server systems manufacturers to design a reference platform [38], and hence the validation platform we are using is actually a representation of the platforms used by Intel customers.




Fig. 5. Surrogate models absolute testing errors for eye width, using: a) OAL27, b) BB, c) Sobol50, d) Sobol100, and e) Sobol150.




Fig. 6. Comparison between fine model responses and polynomial surrogate model responses at testing base points for the eye height.




Fig. 7. Comparison between fine model responses and polynomial surrogate model responses at testing base points for the eye width.




Fig. 8. Comparison between the system fine model responses before and after surrogate-based optimization (square and circle marks, respectively).

VI. CONCLUSION

We presented several surrogate modeling techniques to find the best approach to simulate the Rx equalization circuitry in an industrial HSIO link. Several surrogate models were trained with different DOE techniques to choose the best sampling approach. All surrogate models were evaluated by comparing with actual measured responses on a real server HSIO link. We selected the best combination of surrogate modeling technique and DOE in terms of accuracy and generalization performance, and applied a surrogate-based optimization to maximize the eye diagram area. The values obtained through our SBO procedure were evaluated by measuring the real functional eye diagram of the physical system, showing a great improvement as compared with the initial margining system performance.

ACKNOWLEDGMENT

Authors thank Edgar A. Vega-Ochoa, and Ricardo Baca, from Intel Corp., who greatly assisted this research.

REFERENCES

- [1] W. Hodgkiss and L. F. Turner, "Practical equalization and synchronization strategies for use in serial data transmission over H.F. channels," *Radio and Electronic Engineer*, vol. 53, no. 4, pp. 141-145, Apr. 1983.
- [2] H. Zhang, S. Krooswyk, and J. Ou, *High Speed Digital Design: Design of High Speed Interconnects and Signaling*. Waltham, MA: Elsevier, 2015.
- [3] F. Yuan, A. R. Al-Tae, A. Ye, and S. Sadr, "Design techniques for decision feedback equalization of multi-giga-bit-per-second serial data links: a state-of-the-art review," *IET Circuits, Devices Syst.*, vol. 8, no. 2, pp. 118-130, Mar. 2014.
- [4] X. Wang and Q. Hu, "Analysis and optimization of combined equalizer for high speed serial link," in *Proc. IEEE Int. Conf. Anti-counterfeiting, Security, and Identification (ASID)*, Xiamen, China, Sep. 2015, pp. 43-46.
- [5] Y. S. Cheng and R. B. Wu, "Direct eye diagram optimization for arbitrary transmission lines using FIR filter," *IEEE Trans. Compon. Packag. Manuf. Technol.*, vol. 1, no. 8, pp. 1250-1258, Aug. 2011.
- [6] F. Rangel-Patino, A. Viveros-Wacher, J. E. Rayas-Sanchez, E. A. Vega-Ochoa, I. Duron-Rosales, and N. Hakim, "A holistic methodology for system margining and jitter tolerance optimization in post-silicon validation," in *IEEE MTT-S Latin America Microw. Conf. (LAMC)*, Puerto Vallarta, Mexico, Dec. 2016, pp. 1-3.
- [7] M. B. Yelten, T. Zhu, S. Koziel, P. D. Franzon, and M. B. Steer, "Demystifying surrogate modeling for circuits and systems," *IEEE Circuits Syst. Mag.*, vol. 12, pp. 45-63, First Quarter 2012.
- [8] O. Garitselov, S. P. Mohanty, and E. Kougiannos, "A comparative study of metamodels for fast and accurate simulation of nano-CMOS circuits," *IEEE Trans. Semicond. Manuf.*, vol. 25, no.1, pp. 26-36, Feb. 2012.
- [9] A. Viveros-Wacher and J. E. Rayas-Sanchez, "Eye diagram optimization based on design of experiments to accelerate industrial testing of high speed links", in *IEEE MTT-S Latin America Microw. Conf. (LAMC)*, Puerto Vallarta, Mexico, Dec. 2016, pp. 1-3.
- [10] SATA Org. (2016), *Serial Advanced Technology Attachment 3.2 Specification* [Online]. Available: <http://www.sata-io.org/>
- [11] C. Gu, "Challenges in post-Silicon validation of high-speed I/O links," in *Proc. IEEE/ACM Int. Conf. on Computer-Aided Design (ICCAD)*, San Jose, CA, Nov. 2012, pp. 547-550.
- [12] Y. Mack, T. Goel, W. Shyy, and R. Haftka, "Surrogate Model-Based Optimization Framework: A Case Study in Aerospace Design," *Studies in Comput. Intell.*, vol. 51, no. 2, pp. 323-342, 2007.
- [13] C. Montgomery, *Design and Analysis of Experiments*, New York, NY: Wiley, 2014.
- [14] C. F. J. Wu and M. Hamada, *Experiments: Planning, Analysis, and Parameter Design Optimization*, New York, NY: Wiley, 2000.
- [15] Y. P. Chang et al, "Design of discrete-value passive harmonic filters using sequential neural-network approximation and orthogonal array", in *IEEE PES Transmission & Distribution Conf. & Expo.: Asia and Pacific*, Dalian, China, Aug. 2005, pp. 1-6.
- [16] J. Cheng and M. J. Druzdzal, "Computational Investigation of Low-Discrepancy Sequences in Simulation Algorithms for Bayesian Networks", in *Proc. Conf. on Uncertainty in Artificial Intelligence*, San Francisco, CA, Jun. 2000, pp. 72-81.
- [17] I. M. Sobol, "On the distribution of points in a cube and the approximate evaluation of integrals," *U.S.S.R. Comput. Mathematics and Mathematical Physics*, vol. 7, no. 1, pp. 86-112, Jan. 1967.
- [18] N. V. Queipo, R. T. Haftka, W. Shyy, T. Goel, R. Vaidyanathna, and P. K. Tucker, "Surrogate-based analysis and optimization," *Prog. in Aerosp. Sci.*, vol. 41, no. 1, pp. 1-28, Jan. 2005.
- [19] Y. Mack, T. Goel, W. Shyy, and R. Haftka, "Surrogate model-based optimization framework: A case study in aerospace design," *Studies in Comput. Intell.*, vol. 51, pp. 323-342, 2007.
- [20] J. L. Chávez-Hurtado and J. E. Rayas-Sánchez, "Polynomial-based surrogate modeling of RF and microwave circuits in frequency domain exploiting the multinomial theorem," *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 12, pp. 4371-4381, Dec. 2016.
- [21] J. L. Chávez-Hurtado, J. E. Rayas-Sánchez, and Z. Brito-Brito, "Multiphysics polynomial-based surrogate modeling of microwave structures in frequency domain," in *IEEE MTT-S Latin America Microw. Conf. (LAMC)*, Puerto Vallarta, Mexico, Dec. 2016, pp. 1-3.

- [22] P. Mahouti, F. Günes, S. Demirel, A. Uslu, and M. A. Belen, "Efficient scattering parameter modeling of a microwave transistor using generalized regression neural network," in *IEEE Int. Conf. on Microwaves, Radar, and Wireless Communication (MIKON)*, Gdansk, Poland, Jun. 2014, pp. 1-4.
- [23] D. F. Specht, "A general regression neural network," *IEEE Trans. Neural Netw.*, vol. 2, no. 6, pp. 568-576, 1991.
- [24] B. N. Panda, M. V. A. R. Bahubalendruni, and B. B. Biswal, "Optimization of resistance spot welding parameters using differential evolution algorithm and GRNN," in *IEEE Int. Conf. on Intelligent Systems and Control (ISCO)*, vol. 2, no. 6, Coimbatore, India, Jan. 2014, pp. 50-55.
- [25] J. Y. Goulermas, X. J. Zeng, P. Liatsis, and J. F. Ralph, "Generalized regression neural networks with multiple-bandwidth sharing and hybrid optimization," *IEEE Trans. Syst., Man., and Cyb.*, vol. 37, no. 6, pp. 1434-1445, Dec. 2007.
- [26] N. T. Tokan and F. Günes, "Analysis and synthesis of the microstrip lines based on support vector regression," in *Proc. IEEE Eur. Microw. Conf. (EuMC)*, Amsterdam, The Netherlands, Oct. 2008, pp. 1473-1476.
- [27] G. Angiulli, M. Cacciola, and M. Versaci, "Microwave devices and antennas modelling by support vector regression machines," *IEEE Trans. Magn.*, vol. 43, no. 4, pp. 1589-1592, Apr. 2007.
- [28] L. Xia, J. Meng, R. Xu, B. Yan, and Y. Guo, "Modeling of 3-D vertical interconnect using support vector machine regression," *IEEE Microw. Wireless Compon. Lett.*, vol. 16, no. 12, pp. 639-641, Dec. 2006.
- [29] W. C. M. Van Beers, "Kriging metamodeling in discrete-event simulation: An overview," in *Proc. Simulation Conf.*, Dec. 2005, pp. 202-208.
- [30] J. E. Rayas-Sánchez, "EM-based optimization of microwave circuits using artificial neural networks: The state of the art," *IEEE Trans. Microw. Theory Techn.*, vol. 52, no. 1, pp. 420-435, Jan. 2004.
- [31] S. Haykin, *Neural Networks a Comprehensive Foundation*. New Jersey, MA: Prentice Hall, 1999.
- [32] MacKay, D.J.C., "Bayesian interpolation," *Neural Computation*, vol. 4, no 3, pp. 415-447, Mar. 1992.
- [33] J. E. Rayas-Sánchez and V. Gutiérrez-Ayala, "EM-based Monte Carlo analysis and yield prediction of microwave circuits using linear-input neural-output space mapping," *IEEE Trans. Microw. Theory Techn.*, vol. 54, no. 12, pp. 4528-4537, Dec. 2006.
- [34] Q. J. Zhang, K. C. Gupta, and V. K. Devabhaktuni, "Artificial neural networks for RF and microwave design: from theory to practice," *IEEE Trans. Microw. Theory Techn.*, vol. 51, no. 4, pp. 1339-1350, Apr. 2003.
- [35] S. Koziel and L. Leifsson, *Surrogate-Based Modeling and Optimization*. New York, NY: Springer, 2010.
- [36] S. Koziel, X-S Yang, and Q. J. Zhang, *Simulation-Driven Design Optimization and Modeling for Microwave Engineering*. London, England: Imperial College Press, 2013.
- [37] J. C. Lagarias, J. A. Reeds, M. H. Wright, and P. E. Wright, "Convergence properties of the Nelder-Mead simplex method in low dimensions," *SIAM J. on Optimization*, vol. 9, no. 1, pp. 112-147, 1998.
- [38] INTEL (2003), *Intel Platform and Component Validation* [Online]. Available: http://www.intel.com/design/chipsets/labtour/pvpt_whitepaper.htm



Francisco E. Rangel-Patiño received the B.Sc. degree in electronics engineering from the *Universidad Veracruzana*, Mexico, in 1991, the M.Sc. degree in electronics and telecommunications engineering from the CICESE Research Center, Mexico, in 1994 and the M.Sc. degree in computer sciences from the *Tecnológico Nacional de México*, Mexico, in 2002. He is currently pursuing the Ph.D. degree in engineering sciences at

the Department of Electronics, Systems, and Informatics, ITESO–The Jesuit University of Guadalajara, Mexico.


Since 2010, he is with Intel Corp. His current research interests include optimization methods, surrogate-based optimization, and neural network applications for post-silicon validation.



José Luis Chávez-Hurtado was born in Guadalajara, Mexico, in 1985. He received the B.Sc. and M.Sc. degrees in electronics engineering from ITESO–The Jesuit University of Guadalajara, Mexico, in 2007 and 2009, respectively. He also received the Master's degree in business and economics from the University of Guadalajara, Mexico, in 2012. He is currently working towards the Ph.D. degree in engineering sciences at the

Department of Electronics, Systems, and Informatics, ITESO–The Jesuit University of Guadalajara.

Since 2012, he has been an adjunct professor with the Mathematics Department, Business School, University of Guadalajara, Mexico. Since 2014, he has also been an adjunct professor with the Department of Electronics, Systems, and Informatics, ITESO–The Jesuit University of Guadalajara, Mexico. His research interests include optimization methods for modeling and design of microwave circuits, surrogate-based optimization, neural network applications, linear programming and nonlinear forecasting.



Andres Viveros-Wacher was born in Mexico City, Mexico in 1986. He received the B.Sc. in electronic engineering from the National Autonomous University of Mexico (UNAM), Mexico City, Mexico in 2010 and the M.Sc. in microelectronics systems from the University of Bristol, Bristol, U.K. in 2011. He is currently pursuing the Ph.D. degree in engineering sciences at the Department of Electronics, Systems, and Informatics, ITESO–The Jesuit University of Guadalajara.

Since 2012, he is an analog validation engineer at Intel Corp. His current research interests include design of experiments, optimization methods for high-speed I/O, surrogate-based optimization and analog fault modeling and diagnosis methods.



José Ernesto Rayas-Sánchez received the B.Sc. degree in electronics engineering from ITESO–The Jesuit University of Guadalajara, Mexico, the M.Sc. degree in electrical engineering from Monterrey Tec (ITESM), Monterrey, Mexico, and the Ph.D. degree in electrical engineering from McMaster University, Ontario, Canada.

He is currently a *Profesor Numerario* (Hons.) with ITESO–The Jesuit University of Guadalajara, where he is Chair of the Doctoral Program in Engineering Sciences. He currently leads the Research Group on Computer-Aided Engineering of Circuits and Systems with ITESO–The Jesuit University of Guadalajara. His research focuses on computer-aided and knowledge-based modeling, design and optimization of high-frequency electronic circuits and devices (including RF, microwave, and wireless circuits).

Dr. Rayas-Sánchez is Vice-Chair of the Technical Committee on Computer Aided Design (MTT-1) of the IEEE Microwave Theory and Techniques Society (MTT-S). He is member of the Technical Program Reviewers Committee of the IEEE MTT-S International Microwave Symposium (IMS). He serves as reviewer for the following publications: IEEE Transactions on Microwave Theory and Techniques, IEEE Microwave and Wireless Components Letters,

IEEE Antennas and Wireless Propagation Letters, IET Microwaves, Antennas & Propagation Journal, and International Journal of RF and Microwave Computer-Aided Engineering (Wiley InterScience). Since 2013, he is IEEE MTT-S Regional Coordinator for Latin America. He was the General Chair of the First IEEE MTT-S Int. Microwave Workshop Series in Region 9 (IMWS2009-R9) on Signal Integrity and High-Speed Interconnects (Guadalajara, Mexico, Feb. 2009), as well as the General Chair of the First IEEE MTT-S Latin America Microwave Conference (LAMC-2016, Puerto Vallarta, Mexico, Dec. 2016).



Nagib Hakim received his M.Sc. and Ph.D. degrees in electrical engineering from Columbia University in 1986 and 1992, respectively after which he joined Intel Corporation in Santa Clara, CA. He has conducted extensive development in the areas of technology modeling and design optimization, including statistical circuit modeling and optimization, SER prediction, and power/performance analysis. He applied these techniques to system-level modeling for electrical post-silicon validation. He is currently a Principal Engineer in the Software and Services Group of Intel, focusing on machine learning and deep learning algorithms and applications. He has published more than 40 papers in the CAD and validation areas, and holds one patent. He was a recipient of the Mahboob Khan Outstanding Industry Liaison Award, in 2012.