### Old Dominion University

## **ODU Digital Commons**

Electrical & Computer Engineering Theses & Dissertations

**Electrical & Computer Engineering** 

Fall 1983

# Design of Efficient Algorithms Through Minimization of Data Transfers

Yong Mo Chong Old Dominion University

Follow this and additional works at: https://digitalcommons.odu.edu/ece\_etds

🔮 Part of the Computational Engineering Commons, and the Signal Processing Commons

#### **Recommended Citation**

Chong, Yong M.. "Design of Efficient Algorithms Through Minimization of Data Transfers" (1983). Master of Science (MS), Thesis, Electrical & Computer Engineering, Old Dominion University, DOI: 10.25777/zkjm-z906

https://digitalcommons.odu.edu/ece\_etds/164

This Thesis is brought to you for free and open access by the Electrical & Computer Engineering at ODU Digital Commons. It has been accepted for inclusion in Electrical & Computer Engineering Theses & Dissertations by an authorized administrator of ODU Digital Commons. For more information, please contact digitalcommons@odu.edu.

#### DESIGN OF EFFICIENT ALGORITHMS THROUGH MINIMIZATION OF DATA TRANSFERS

by

Yong Mo Chong B.S.E.E. May 1981 Old Dominion University

## A Thesis Submitted to the Faculty of Old Dominion University in Partial Fulfillment of the Requirements for the Degree of

MASTER OF ENGINEERING

ELECTRICAL ENGINEERING

OLD DOMINION UNIVERSITY November 1983

Approved by:

Meghanad D. Wagh (Director)

© Copyright by Yong M. Chong 1983

All Rights Reserved

#### ABSTRACT

#### DESIGN OF EFFICIENT ALGORITHMS THROUGH MINIMIZATION OF DATA TRANSFERS

Yong M. Chong Old Dominion University Director: Meghanad D. Wagh

This thesis explores the time optimal implementation of computational graphs on a finite register machine. The implementation fully exploits the machine architecture, especially, the number of registers. The derived algorithms allow one to obtain time efficient implementations of a given graph in machines with a known number of registers.

These optimization procedures are applied to digital signal processing graphs. It is shown that the regular structure of these graphs allows one to identify computational kernels which, when used repeatedly, can cover the entire graph. The 1- and r-register implementations of Hadamard and Fast Fourier Transforms using various computational kernels are studied for their code sizes and time complexities. The results obtained also allow one to select an optimal hardware devoted to a particular computational application.

#### ACKNOWLEDGMENT

I would like to thank Dr. Meghanad D. Wagh for his patience, guidance, and help during the research. This work would not have been possible without his enthusiasm, insight and encouragement. In addition, his assistance during the preparation of this thesis was appreciated since it was the result of many long nights together.

I would also like to acknowledge the other members of my thesis committee, Dr. Sherad Kanetkar and Dr. John W. Stoughton, for their time and consideration. Thanks are also due to Teri M. Owens for her assistance in preparing this thesis.

## TABLE OF CONTENTS

.

.

																							P	'AGE
LIST	OF TABL	ES.	••	•••	•	•	••	•	••	•	•	• •	•	•	•	•	•	•	•	•	•	•	•	iv
LIST	OF FIGU	RES	••	••	•	•	••	•	•••	•	•	• •	•	•	•	•	•	•	•	•	•	•	•	v
LIST	OF SYMB	OLS	••	• •	•	•	••	•	••	•	•		•	•	•	•	•	•	•	•	•	•	•	vii
CHAP	TER																							
1	INTRO 1. 2. 3. 4. 5.	DUCTI Baci Comp Prol Unic Over	ION kgrou puten blem que a rviev	und r Ar Ide appr	rchi enti roac	ite ifi :h	ctu cat to	re ion the	Pr	ob	iem	• • • • • •	• • • •	• • • •	• • • • •	• • • • •	• • • • •	•	• • • • •	• • • • •	• • • • •	• • • • •	• • • •	1 1 3 6 7 8
2	COMPU 1. 2. 3. 4. 5.	TATI( Graj Comj Comj Algo Exar	ONALI ph Ti puta plex oriti mple	LY O heor tion ity hm f	RGA y P all of or	NI Pre Jy ( ]-  Im	ZED 1 im Org Reg p le	BL ina ani ist men	OCK rie zed er tat	s Imp ior	l-D loci plen	IME ( ( nen f a	NS COI ta	ION B) tic -Re	N on egi	ist	er	• W	lac	:hi	ine	•	• • • •	9 10 15 16 18 24
3	COMPU 1. 2. 3.	TATI( Tim R-D Exar	ONALI e Col imen: mple	LY C mple sion	RGA exit al	NI: y CO	ZED of 1 B A • •	BL R-D 1go	OCK ime rit	: F ns hm	R-D iona	IME a 1 · · ·	NS Coi ·	IOI Bs •	۷ • •	• • •	• • •	• • •	• • •	• • •	• • •	• • •	• • •	27 27 29 33
4	APPL 1. 2. 3. 4.	ICAT: Prin Hada Imp Prin Fast	IONS miti amar leme miti t Fo	ve C d Tr ntat ve C urie	OB ans ior OBs	sfor n or s	rm fa	(HT Co orm	) mp1	ete	≥ H'	  T T	hr:	oug	gh	• • •	• • •	• • •	• • •	• • •	• • •	• • •	• • •	42 42 47 65 68
	5.	Imp	leme	ntat	ior	יס ר	f 2	8 L	eng	th	FF	т.	•	•	•	•	•	•	•	•	•	•	•	72
5	CONC 1. 2. 3.	LUSI Sum Sig Sug	ONS mary nifi gest	of canc ions	Sel ce c f f c	lec of or	 ted the Fur	Re Re the	sul sul	ts ts lori	• • •	• • • • • •	• • •		• • •	• • •	• • •	• • •	• • •	• • •	• • •	• • •	• • •	75 75 76 77
LIST	OF REFE	RENC	ES.	• •	•	•	• •	•	• •	•	•	•••	•	•	•	٠	•	•	•	•	•	•	•	79

·

.

iii

## LIST OF TABLES

.

.

.

## PAGE

CHAPTER	1
1.1	Execution times (in µsec) for various micropro- cessors
CHAPTER	4
4.1	Dependence of the complexities of two different implementations upon the number of registers in the machine
4.2	Comparison of implementations with and without primitive COBs
4.3	Complexities of various implementations of HT primitive COBs
4.4	Change in the values of Eta for various primitive COBs
4.5	12 Implementation of 2 length HT
4.6	Complexities of various implementations of FFT primitive COBs
4.7	8 Implementation cf 2 length FFT

•

.

.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

.

.

## LIST OF FIGURES

		PAGE
CHAPTER	1	
1.1	SISD architecture	5
CHAPTER	2	
2.1	Graphical and alternate representation of a computation	11
2.2	Basic representation of a graph	13
2.3	Four topological sorts of the graph in Fig. 2.2	14
2.4	Example of a 1-dimensional COB	17
2.5	Example of a 2-dimensional COB	17
2.6	A computational graph and its 1-dimensional COB cover	26
CHAPTER	3	
3.1	The four basic transformations used to form computable paths	31
3.2	Computational graph of 4-point FFT	34
3.3	1-dimensional COB cover of the 4-point FFT graph	35
3.4	Equivalent 1-register COB cover of the 4-point FFT graph .	36
3.5	2-dimensional COB cover of the 4-point FFT graph	40
3.6	3-dimensional COB cover of the 4-point FFT graph	40
3.7	4- through 9-dimensional COB covers of the 4-point FFT graph	41
CHAPTER	4	
4.1	A computational graph with 63 points	44
4.2	Primitive COBs for implementation of the graph in Fig. 4.1	44
4.3	Various implementation of 3- and 7-point primitive COBs	45
4.4	Cover of complete graph using 3- and 7-point primitive COBs	45
4.5	l-register implementation of HT	48
4.6	2-register implementation of HT	53

CHAPTER 4 (CONTINUED)

4.7	The three types of butterfly implementations prevalent in the 2-register implementation of HT
4.8	3-register implementation of HT
4.9	12 Time complexity of various implementations of 2 length HT
4.10	Computational graph of 2-point FFT
4.11	1- and 2-dimensional COB cover of 2-point FFT 7
4.12	8 Time complexity of various implementations of 2 length FFT

.

.

PAGE

vi

.

.

.

## LIST OF SYMBOLS

•

SYMBOL	MEANING
Ci	i-th Computationally Organized Block (COB)
G	Computational graph
r	Number of registers
Ρ	Set of computational points
U	Union
Vi	i-th computable path
ε	Belong to
¢	Not belong to
Ø	Null set
U	Subset

.

.

.

.

.

#### CHAPTER 1

#### INTRODUCTION

#### 1.1 Background

The past two decades have seen rapid strides in the area of digital signal processing. Many new signal processing techniques were designed and many new applications were discovered. However, most of the effort in this area was concentrated on reducing the complexity of the algorithms involved. Since signal processing algorithms are used repeatedly (and in some cases, continuously) for different data sets, a small reduction in their complexity results in a large saving of practical resources. In addition, the demanding real time applications of signal processing techniques are becoming increasingly popular.

A reduction in time complexity may be achieved by employing hardware techniques such as parallel processing and pipelining, by using faster technologies, or by restructuring computational algorithms so that the time intensive operations are reduced. The least expensive of these, the third alternative, is the subject of this thesis.

Traditionally, only the multiplication was viewed as the time consuming operation. However, several breakthroughs in technology have now reduced the multiplication time significantly. As a result, both the number of multiplications and additions in an algorithm are generally used to estimate its computational complexity. The unsuitability of even this complexity measure may be illustrated by pointing out a case of great practical significance. A Fourier

transform algorithm designed by Winograd (WFTA) in 1976 [1] had a smaller number of multiplications and additions and was therefore immediately accepted as a replacement for the fast Fourier transform (FFT) [2]. However, an implementation of WFTA on PDP 11/55 and IBM 370/168 was found to be much slower than that of FFT [3]. This discrepancy could be explained only after a detailed operation count was maintained. It was found that on a PDP11/55 (using Assembler), for example, a 1008 point WFTA required 14.6 msec less time for multiplications than FFT, but simultaneously, used up 40.1 msec more for the memory reference operations resulting in an implementation that was 45% slower than the FFT. The fact that memory referencing is very time intensive may also be understood by examining Table 1.1 which compares the times for various operations in many general purpose microprocessors available today. Even though the importance of reducing the number of memory reference operations is thus obvious, little has been done about it to date. There are two main reasons for this. Firstly, the realization of the importance of these operations is rather recent, and secondly, there does not exist a mathematical model which may, in rather systematic manner, pave the way to such optimization.

microproc.	8080	6800	Z-80	8085A	8086	68000	Z8000	TMS9900
clk. cycle	2.0	1.0	0.5	.32	0.2	0.125	0.25	.3333
Load Store Mop(+,-) Copy Rop(+,-)	7 7 7 5 4	4 4 2 2	4 4 5 1 1	4.16 4.16 n/a 1.28 1.28	2.8 3.0 3.0 0.4 0.6	2.0 2.125 1.125 0.5 0.5	3.00 3.50 3.75 0.75 1.00	7.30 7.30 7.32 4.60 4.60

Table 1.1. Execution times (in  $\mu$ sec) for various microprocessors [4-8].

Compiler designers had realized the importance of reducing memory fetches as early as in 1964. In that year, Anderson designed an algorithm for compiling a computation expressed as a tree using a stack of local registers [9]. His results were later extended by Nakada who obtained compiling algorithm for arithmetic expressions in computers with n accumulators [10]. His algorithm generated an object code which minimized the frequency of storing and was used in a FORTRAN IV compiler for the HITAC-5020 computer which has 14 accumulators. In a computer with limited core memory, a large amount of data has to be stored on a slow, external memory device. Thus while solving problems on such machines, one needs to minimize the reads and writes to that slow memory. Specific algorithm implementations which distinguish between slow and fast memory and reduce references to the slow memory have also been reported. Both Brenner [11] and Naidu [12] have studied computation of FFT of a large sequence resident in an external device such as disk. Similarly, Eklundh [13] and Naidu [14] have implemented fast transposition of matrices too large to be stored in fast memory. More recently, Nawab and McClellan have done a detailed analysis of implementation of WFTA and FFT on finite register machines and have found optimum number of registers for different length WFTA [15].

#### 1.2 Computer Architecture

One possible definition of computer architecture is the characteristics of a machine as seen by a programmer. In general, it is difficult to categorize different computer architectures because of the numerous variations. One possible scheme proposed by Flynn [16] is to divide computer architectures into four distinct categories: SISD

(Single-Instruction-Stream/Single-Data-Stream), SIMD (Single-Instruction-Stream/Multiple-Data-Stream), MISD (Multiple-Instruction-MIMD (Multiple-Instruction-Stream/Single-Data-Stream), and Stream/Multiple-Data-Stream). With the exception of SISD, all categories use some type of parallel processing with multiple processors. The SISD architecture has only one processor which uses one instruction per instruction cycle. Almost all general purpose computers and microprocessor systems fall in SISD category. For this reason, the remainder of this thesis addresses only the SISD architecture. A typical SISD architecture has a local register file and a large main memory as shown in Fig. 1.1.

The instructions in SISD architecture may be divided in two categories: memory referenced and local register referenced. A memory referenced instruction is one in which an operand resides in memory. A local register instruction, on the other hand, does not access the memory.

For this study, the set of instructions is restricted to the following:

Load	:	Rn	+	Mj			(Load	Register-n	from	Memory-j)
Store	:	Mj	+	Rn			(Store	Register-n	in	Memory-j)
Mop(*)	:	Rn	+	Rn	*	Mj	(+,-,x	Memory-j	to	Register-n)
Сору	:	Rn	+	Rm			(Сору	Register-m	to	Register-n)
Rop(*)	:	Rn	+	Rn	*	Rm	(+,-,x	Register-m	to	Register-n)

The execution times for these instructions are dependent upon the types of operations and the specific architecture of the machine. Further, for memory related instructions (Load, Store, and Mop(\*)), it also depends upon the addressing mode. However, in most cases, (see Table 1.1) the execution of memory reference instructions (Load, Store, and



Fig. 1.1 SISD architecture.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

Mop(\*) is slower than the equivalent local register instructions (Copy and Rop(\*)). This time difference between the two types of instructions is inherent to SISD architecture and may be attributed to the comparatively large access time of memory.

The following normalized times (suggested by actual times listed in Table 1.1) are used in this work to denote the relative time complexity of these instructions.

Tload = 2 units Tstore = 2 units Tmop(+,-)= 2 units Tmop(x) = 4 units Tcopy = 1 unit Trop(+,-)= 1 unit

It should be noted that the time differences (Tload-Tcopy), (Tstore-Tcopy), and (Tmop(+,-,x)-Trop(+,-,x)), are chosen to be exactly equal, because they all are identical to the memory access delay of the architecture.

#### 1.3 Problem Identification

Recalling the disscussion in earlier sections, two problems faced by digital signal processing engineers can be easily identified. Firstly, given a machine, how best to exploit its architectural features in order to obtain an efficient implementation of any signal processing algorithm. Since signal processing algorithms are used over and over again, any small improvement in their complexity without calling for an improved hardware is immensely useful.

Secondly, given an algorithm, if one is to construct a special purpose hardware for its implementation, what should be the architectural features that be built in the hardware. Since the cost of

the hardware increases with every new feature added, one must have a clear understanding of the advantages this new feature will provide.

The results obtained in this thesis are first steps towards the solution to these problems. For example, by exploiting the two accumulator feature in a machine (say a 6800 microprocessor) as shown herein, one may improve the computational time of the Fast Fourier Transform by 35.29%. Similarly, the results obtained here demonstrate that a hardware for implementing the Hadamard Transform need not have more than three accumulators, since the gain due to more registers is marginal.

#### 1.4 Unique Approach to the Problem

A directed graph is used here to model a computational algorithm. The nodes of the graph represent actual computations and the edges represent the order between various computations. Since the aim here is to minimize the memory reference operations, the graph is partitioned into subgraphs (called COBs) each of which may be evaluated without any memory reference on a given hardware configuration. This enables one to identify the memory reference operations with the graph edges not included in any COB. In order to minimize such edges, a two step First, the given graph is partitioned into COBs approach is used. suitable for a one accumulator architecture. Next, an accumulator is added to the machine and the COB cover is modified to take into account the availability of the extra register. This second step is repeated until all available registers are used. In addition, the regularity in a signal processing graph is exploited to identify the computational

kernels and to implement the graph by repeating the implementation of the kernel.

#### 1.5 Overview

Chapter 2 of this thesis reviews some graph theoretic preliminaries required later. It also defines the Computationally Organized Block (COB) of arbitrary dimension and presents an algorithm to partition the given graph into 1-dimensional COBs. A procedure to cover the graph using r-dimensional COBs  $(r \ge 2)$  is presented and illustrated in Chapter 3. Using the algorithms, Chapter 4 explores the implementation of efficient algorithms for Hadamard Transform(HT) and Fast Fourier Transform(FFT). This chapter also defines and uses the concept of a primitive COB. Finally, Chapter 5 concludes this thesis by summarizing the results obtained and pointing out directions for future research.

#### CHAPTER 2

#### COMPUTATIONALLY ORGANIZED BLOCK: 1-DIMENSION

As has been stated in Chapter 1, the major thrust of this thesis is the establishment of a mathematical model appropriate for description and implementation of a signal processing algorithm on a finite register machine. Computational graphs for signal processing algorithms are unlike the computational graphs studied in earlier literature in that they do not have the tree structures and instead have feed-forward paths. This chapter is devoted to the investigation and modelling of such graphs.

Section 2.1 describes the nomenclature and the basic properties of signal processing graphs. Based on these properties, Section 2.2 then derives the mathematical models for such computations in a finite register machine. The basic approach here consists of partitioning the graph into modules, each of which may be computed independently in a machine with 'r' registers without making a reference to the memory external to the CPU. These modules are designated herein as COMPUTATIONALLY ORGANIZED BLOCKS (COBs) of dimension r. Since the computations within a COB do not require any memory fetches or stores, the complexity of the algorithm in terms of the number of memory references, then, is determined solely by the number of graph edges joining different COBs. This is shown in Section 2.3. An algorithm to obtain an implementation in terms of 1-dimensional COBs is presented in Section 2.4. and illustrated through an example in Section 2.5.

9

#### 2.1 Graph Theory Preliminaries

A computational algorithm can always be represented as a directed graph. Points in such a graph stand for computational nodes and a directed edge from P1 to P2 indicates the involvement of the result at P1 in the computation P2. Alternately, a directed graph G=(P,E) can be represented by a set of points P and a set of ordered pairs,  $E=\{(x,y)|x,y \in P\}$  as Figure 2.1 illustrates. Note that in this figure, points A,B,C,D and the dotted lines shown in the graphical representation are not really part of the computational graph and will not be shown in graphs encountered later. We now give some basic definitions and results from graph theory, which would be used later.

#### Partial Order:

A set  $E \subseteq P \times P$  of ordered pairs is said to be a partial order if it is weakly antisymmetric (i.e., if  $(x,y) \in E$ , then  $(y,x) \neq E$  for  $x \neq y$ ) reflexive (i.e.,  $(x,x) \in E$  for all  $x \in P$ ) and transitive (i.e., if  $(x,y),(y,z) \in E$  then  $(x,z) \in E$  for all  $x,y,z \in P$ ). In representing computational graphs we will relax the reflexivity requirement which implies a loop at every computational node. Every computational graph is then a partial order.

#### Total Order:

In addition to the partial order, if the set  $E \subseteq P \times P$  is such that for any  $x, y \in P$  either  $(x, y) \in E$  or  $(y, x) \in E$  or x=y, then E is called a total order. We will show that 1-dimensional COBs are subgraphs with total order.



.

## Indegree, Outdegree:

Let  $Iy=\{x \mid (x,y) \in E\}$  and  $0y=\{x \mid (y,x) \in E\}$ . Then |Iy| and |0y| are called the indegree and the outdegree of point y respectively. In a computational graph, indegree of a point can only be 0, 1 or 2 since we deal only with the binary operations.

#### Minimal, Maximal points:

Points in a graph with indegree zero are called minimal points. Similarly points with outdegree zero are called maximal points.

#### Path:

An ordered n-tuple (X1,X2,...Xn) with (Xi,Xi+1)  $\in$  E for i=1,2...N-1, is called a path of length n-1 in the graph G=(P,E).

#### Acyclic Graph:

A graph with no path with idendical first and last points and length  $\geq 2$  is called an acyclic graph. A computational graph is always acyclic for the following simple reason. (Xi,Xi+1)  $\epsilon$  E implies the computation of point Xi+1 requires the result from point Xi. Now if a sequence (X1,X2,X3....Xn-1, Xn=X1) with (Xi,Xi+1)  $\epsilon$  E for i=1,2,3,...,n-1 exists, then it implies that the computation of Xn requires Xn-1, which in turn requires Xn-2.... Proceeding in this manner, we conclude that computation of Xn, which is really X1, requires X2. But since (X1,X2)  $\epsilon$  E computation of X2 requires X1 and thus this computation cannot be carried out.

#### Basic Representation of a Graph:

A subgraph obtained by eliminating from the original edge set every pair (X,Y) for which there is a path between X and Y of length  $\geq 2$ is known as the basic representation of the graph. Figure 2.2 shows a graph and its basic representation.





Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

Topological sort of a graph G=(P,E) is a graph G'=(P,E') such that G' has only one minimal point of outdegree one, only one maximal point of indegree one, indegree and outdegree of all points except these are one, and a path from X to Y (X,Y  $\in$  P) in G implies a path from X to Y in G'. Figure 2.3 illustrates topological sorts.



Fig. 2.3. Four topological sorts of the graph in Fig 2.2.

The following results from graph theory are required in this thesis [18].

Theorem 2.1 The restriction of any partial order is itself a partial order. Theorem 2.2 In a finite nonempty partially ordered set, there is at least one maximal and one minimal element. Theorem 2.3 If graph G is acyclic, then there exists a unique basic representation. Theorem 2.4 Topological sort of a finite graph G=(P,E) exists if and only if G is acyclic. Further, this topological sort is unique if and only if E is a total order relation, in which case this sort is the basic representation of G. 2.2 Computationally Organized Block(COB)

In this section, the concept of Computationally Organized Block (COB) is defined. Then, the computational complexity of an algorithm is related to the partitioning of its graph into various COBs.

Definition of an r-dimensional COB:

Let G=(P,E) be an acyclic computational graph. Let Gy=(Y,Ey) denote the subgraph obtained by restricting the set of points to  $Y \subset P$ . Then, COB Gy' of dimension r is a subgraph Gy'= (Y,Ey'), Ey'  $\subset$  Ey with the following property:

The computation represented by Gy<sup>-</sup> can be performed in a SISD architecture machine with 'r' registers without any store operations.

For later use, for every COB, we define an integer function n(.) with domain Y such that

- (i) n(A) < n(B) if there exists a path from point A to point B in graph G.
- (ii)  $n(A) \neq n(B)$  if  $A \neq B$ .

Since 1-dimensional COBs are paths in the original graph and a path in an acyclic graph is a total order, the points in every 1-dimensional COB form a total order.

#### Example of a COB of dimension 1:

In graph G of Fig. 2.4, the subgraph  $Gy^{-}=(Y,Ey^{-})$  is a COB of dimension 1, where  $Y = \{A,B,C,D\}$  and  $Ey^{-}=\{(A,B),(B,C),(C,D)\}$ . It may be implemented as R1  $\leftarrow$  F, R1  $\leftarrow$  R1+G, R1  $\leftarrow$  R1+E, R1  $\leftarrow$  R1+J, R1  $\leftarrow$  R1+M1.

#### Example of a COB of dimension 2:

In graph G of Fig. 2.5, the subgraph  $Gy^{-} = (Y, Ey^{-})$  is a COB of dimension 2, where  $Y = \{A, B, C, \ldots, H\}$ , and  $Ey^{-} = \{(A, B), (B, C), (B, D), (D, E), (E, F), (E, H), (E, G)\}$ . It may be implemented as R1 + L, R1+ R1+M, M1 + R1, R1 + R1+K, R2 + R1, R1 + R1+M1, R2 + R2+N, R2 + R2+O, R1 + R2, R2 + R2+J, R2 + R1, R2 + R2+P, R1 + R1+I.

#### 2.3 Complexity of 1-Register Implementation

As can be noted from Fig. 2.4, a one register COB is a total order and except for the minimal(first) point which needs to be evaluated through a Load and a Mop(+), all other points in the COB are computed only through a Mop(+) each. Similarly only the maximal(last) point and points with outdegree  $\geq 2$  need to be stored in the memory. If a computational graph is covered by 1-register COBs, the complexity of the complete graph may be obtained by summing the complexity associated with the points in each COB. This immediately gives following complexity of 1-register implementation of the total graph.

Number of Loads = Number of COBs Number of Mop(+)= Total number of points in the graph Number of Stores= Number of points in the graph with outdegree > 2 + Number of COBs with last point outdegree < 2







ORIGINAL GRAPH

TWO DIMENSIONAL COB



From the assumptions in Chapter 1, each of these operations take exactly two units of time, and hence the total time complexity of computation

T =(# of Loads)+(# of Mop(+))+(# of Stores)

=[(total number of points in the graph)
 +(number of points with outdegree > 2 in the graph)]
 +[(number of COBs)+(number of COBs with last point
 outdegree < 2)].</pre>

It should be noted here that both the terms in the first square bracket are totally dependent on the given computational graph. On the other hand, the terms in the second square bracket, namely, the number of COBs and number of COBs with last point's outdegree < 2 are dependent upon the manner in which the COBs are chosen.

#### 2.4 Algorithm for Implementation of a One Register Machine

It was shown in Section 2.3 that the time complexity of an implementation on a 1-register machine is largely dependent upon the number of one dimensional COBs covering the graph. In this section, we present a heuristic algorithm which partitions the original graph into one register COBs in a manner which minimizes the total number of COBs. This partitioning would be referred to as a 1-dimensional COB cover of the graph. Since all points within a COB are evaluated consecutively, computability of the implementation for the entire algorithm demands that the graph obtained by replacing every COB by a point should still be acyclic. Following algorithm guarantees this property of the COB cover. Step 1( Initialization )

Set i=1 and let  $G = (P^{\prime}, E^{\prime})$  be the Basic Representation of G.

Step 2( Computable path determination )

Find all computable paths in G<sup>2</sup>. A path (XI,X2,..,Xt) is a computable path if

- a. XI is a minimal point of G<sup>-</sup>.
- b.  $(X_{j}, X_{j}+1) \in E^{-}, j=1,2,...,t-1.$
- c. Xj has indegree one for j=2,3,...,t.
- d. Either Xt is a maximal point of G<sup>-</sup> or, for every X ε P<sup>-</sup> such that (Xt,X) ε E<sup>-</sup>, there exists Y ε P<sup>-</sup> such that (Y,X) ε E<sup>-</sup> and Y ∉ Xi for i=1,2,...,i-1.

Step 3( Choosing a COB )

- (a). If a computable path has a maximal point, choose the path as
   COB Ci = (Pi,Ei) and go to step 4. (If there is more than one computable path with maximal point, one may choose any of them.)
- (b). Generate graph G" from G<sup>-</sup> by deleting all points on all computable paths. Let S denote the set of minimal points of G". Find, if possible, computable paths V1,V2,...,Vn with terminal points X1,X2,...,Xn respectively such that for i=1,2,...,n there exist (not necessarily distinct) Yi ε S satisfying (Xi,Yi) ε E<sup>-</sup> and for any X ≠ VI U V2 U ... U Vn, (X,Yi) ≠ E. Choose the path VI as COB Ci=(Pi,Ei) and go to step 4.
- (c). Find computable paths V1, V2,..., Vn with terminal points
   X1,X2,...,Xn respectively such that for i=2,3,...,n there exist Yi ≠ S and Y1 ε S satisfying (Xi,Yi), (Zi-1,Yi),

 $(X1,Y1) \in E^{\circ}$  where Zi is the non-terminal point of path Vi. Choose the path V1 as COB Ci=(Pi,Ei).

Step 4( Deleting a COB from the graph )

Let  $Pi=\{X1, X2, ..., Xt\}$  and  $Ei = \{(Xi, Xi+1) | i=1,2,...,t-1\}$ . Modify  $E^{-} \leftarrow E^{-} \{(X,Y) | X \in Pi\}$  and  $P^{-} \leftarrow P^{-}$ . If  $P^{-} = \emptyset$ , the procedure ends. Otherwise,  $i \leftarrow i+1$  and go to step 2.

The reason for using the basic representation (as per step 1) in the algorithm is to eliminate all extraneous edges from a given computational graph. The edges removed by basic representation are those that can never be part of a computable path. This can be proved as follows:

Let there exist edge (A,B) and path (A,...,C,B) of length  $\geq 2$  in graph G. Suppose V=(X1,X2,...,Xn,A,B,...) is a computable path. Since both (A,B) and (C,B)  $\in$  E, B uses results of both the computations at A and C. Thus point C should also be on the path V before point B i.e., C=Xi,  $1 \leq i \leq n$ . The total order of the points on the path implies that there exists a path from C to A in G. But since (A,...,C,B) is also a path in G, G has a cycle (A,...,C,...,A) and hence is not acyclic. Thus our assumption that edge (A,B) is on a computable path is wrong.

Conditions a. through c. listed in step 2 of the algorithm ensure that every path is computable. Condition d. allows one to choose the longest possible chain of computable points as a computable path.

We now show that the step 3 of the algorithm always allows one to choose a COB. Note that if there is no path with terminal point as a maximal point of G<sup>-</sup>, then the graph G<sup>+</sup> is not empty and is acyclic because of Theorem 2.1. Furthermore, the set  $S \neq \emptyset$  because of Theorem 2.2. Finally, notice that any  $s \in S$  has an indegree 2 in G<sup>2</sup> and indegree 0 in G<sup>4</sup>. This follows from the fact that  $s \in S$ , being a minimal point, has indegree 0 in G<sup>4</sup>. If s had indegree 0 in G<sup>2</sup>, then a path (s) would have been a computable path and  $s \notin G<sup>4</sup>$ . Finally if s had indegree 1 in G<sup>2</sup>, then for some X on a computable path, V,  $(X,s) \in$ E<sup>2</sup> and s would be on another computable path identical to V till X and containing s. Thus even in this case s  $\notin$  G<sup>4</sup>.

There are at least two computable paths left after eliminating some computable paths which have no points  $X \in V$ ,  $s \in S$  such that  $(X,s) \in E^{\prime}$ . (The reason why there are at least two and not just one computable paths left is as follows: if the point  $s \in S$  gets both of its inputs from the same computable path, V, in  $G^{\prime}$ , i.e., (Xi,s),  $(Xj,s) \in E^{\prime}$ , i > j, with both Xi, Xj  $\in$  V, then there is a path of length  $\geq 2$  between Xj and s, namely, the path (Xj,...,Xi,s). Therefore, presence of the edge (Xj,s)in G<sup>{\prime}</sup> contradicts the fact that G<sup>{\prime}</sup> is a basic representation).

To justify the weighing scheme outlined in step 3, suppose that the last node of every COB is colored red. To minimize the number of COBs, one should thus have as few red points as possible in the final graph. All maximal points of G must be red, since COBs computing these must end there. For this reason, if one finds a path with its last point, a maximum point, then one may safely choose it as a COB since no other choice of a COB may ever save the last point of this path from being red.

All points X of the graph for which there exist some indegree one points Y such that  $(X,Y) \in E$ , are definitely not red, since any computable path containing X can always be extended to Y; and thus, X is

never the last point of any COB. Thus the only points which may be affected by choice of COBs are those  $X \in P^{-1}$  for whom every Y with  $(X,Y) \in E^{-1}$  has an indegree 2.

At any stage (any i value) in the algorithm, no point Y with indegree 2 in G<sup>2</sup> of that stage can belong to any computable path because of condition c. of step 2. Thus a point Y  $\varepsilon$  P<sup>2</sup> of indegree 2 with (X,Y), (Z,Y)  $\varepsilon$  E<sup>2</sup> can occur only in following configurations:

i) X, Z ε G".

•

- ii) X  $\not\in$  G" and X is non-terminal point of a computable path. Z  $\varepsilon$  G".
- iii) X, Z  $\not\in$  G". Neither X nor Z are terminal points of their respective paths VI and V2.
- iv) X, Z  $\neq$  G". X is a terminal point of path VI and Z is a terminal point of path V2. (VI  $\neq$  V2, as has been shown earlier).
- v) X,  $Z \not\in G^{"}$ . X is a terminal point of path V1, but Z is not a terminal point of path V2.

We now determine the effect of choosing a particular path as COB at a given stage on X and Z. In case i), choosing a particular path as a COB at this stage clearly has no effect on the color of X and Z.

To deal with the remaining cases, note that a computable path at any stage, if not chosen as a COB, still remains as a computational path at the next stage. There are only two exceptions to this. Firstly, some initial portion of the path and the chosen COB may be same. In this case, those initial points already computed by the chosen COB will no longer be on the path. Secondly, let X be the terminal point of the computable path and  $(X,Y) \neq E^{-}$  for some indegree 2 point  $Y \in G^{-}$ .

The chosen COB might convert Y to a point of indegree 1. In this case, the computable path will be appended at least by point Y.

From the disscussion above, the point X in case ii) and points X and Z in case iii) cannot be painted red regardless of choice of COB. The point Z in case ii) is also obviously not affected by this choice.

Regarding case iv), note that choice of a computational path other than V1 and V2 as a COB does not in any way affect paths V1 and V2. Choosing V1 or V2 as COB has the same effect of painting exactly one of the points X or Z red. Thus at the present stage or some time in future, one of these two points will be painted red. In this case, one can choose one of the paths as a COB since any other choice will not save both the points from being red. The situation described in part (b) of step 3 of the algorithm is a generalization of this case.

Finally, in case v), choosing a computational path other than V1 or V2 has no effect on the two paths as before. If V1 is chosen as a COB, then X becomes a red point, however, choice of V2 as a COB reduces the indegree of Y to one thus implying that X will now never be red. Note that in both cases, point Z is not red, since it is not a terminal point of any COB. One should, in this case, choose V2 as the COB to save one red point. The situation described in part (c) of step 3 of the algorithm is a generalization of this case.

These arguments also allow one to find the bounds on the number of 1-dimensional COBs required to cover a given graph. Minimum number of red points in a graph is equal to the number of maximal points and maximum number of red points equal the maximal (certainly red) points plus indegree two (potentially red) points in the graph. Using the normalized execution times assumed in Section 1.2, one may also get

upper and lower bounds on the time complexity. For example, in the graph of Fig. 2.6, there are only 2 maximal points and 5 points with indegree 2. Thus, for this graph,

2 < Number of COBs < 7.

Using the time complexity expression in Section 2.3, and the fact that maximal points have outdegree 0 one gets the time complexity of this graph as:

46 < Time Complexity < 66.

#### 2.5 Example

The following is an example to find implementation of the graph G in Fig. 2.6 on l-register machine.

- Step 1: Basic representation of G = (P, E) is G' = (P', E') where  $P' = P = \{A, B, \dots, N\}$  and  $E' = E - \{(A, B), (K, M)\}$ . Set i=1.
- Step 2: The computable paths are V1 = (A,B,C,D), V2 = (A,B,C,J), and V3=(A,E,F).
- Step 3: Since V1 has a maximal point, it is chosen as the first COB based on condition (a). C1=(P1,E1) where P1 = (A,B,C,D) and  $E1 = \{(A,B),(B,C),(C,D)\}$ .
- Step 4: Modified P<sup>-</sup> = {E,F,...,N} and E<sup>-</sup> = {(E,F),(F,G),(G,H),(G,K),(H,I),(I,N),(J,K),(K,L),(L,M)} . i + 2.
- Step 2: The computable paths are Vl=(E,F,G,H,I), and V2=(J).
- Step 3: In the present case, (J,K), (I,N), (G,K)  $\varepsilon E^2$ , I and J are terminal points of V1 and V2 respectively, K  $\varepsilon$  S and N  $\not\in$  S. Hence, based on condition (c) of step 3, the second COB C2 is chosen as V1, C2=(P2,E2) where P2 = {E,F,G,H,I} and

 $E2 = \{(E,F), (F,G), (G,H), (H,I)\}.$ 

Step 4: Modified  $P^{-} = \{J, K, ..., N\}$  and  $E^{-} = \{(J, K), (K, L), (L, M), (M, N)\}$ . i + 3.

Step 2: The only computable path is Vl=(J,K,L,M,N).

Step 3: Choosing the third COB C3 as V1, C3=(P3,E3) where P3=  $\{J,K,L,M,N\}$ and E3 =  $\{(J,K),(K,L),(L,M),(M,N)\}$ .

The implementation of the computation of Fig. 2.6 in a one register machine will need (from Section 2.3) only 3 Loads, 14 Mop(+,-) and 8 Stores requiring a total of 50 units of time. On the other hand, if each point had been evaluated independently through a Load, Mop(+,-) and Store, then one would have required 84 units of time.



Fig. 2.6. A computational graph and its 1-dimensional COB cover.
## CHAPTER 3

#### COMPUTATIONALLY ORGANIZED BLOCK: R-DIMENSION

As has been shown in Chapter 2, the number of edges between COBs basically determines the efficiency of implementation of the algorithm. The implementation on an r-register machine thus should be based on cleverly formed r-dimensional COBs with as few interconnections as possible. This would in general be a very difficult task, even for algorithms of moderate complexity. In this thesis we adopt an approach which allows us to design an implementation for an r register machine from that of an r-l register machine.

In the first section of this chapter, the time complexity of the implementation of a graph using r dimensional COBs is derived. In Section 3.2, an algorithm is presented to merge (r-1)-dimensional COBs to form r-dimensional COB cover for the graph. Using this algorithm repeatedly, any dimensional COB cover may be constructed. In order to illustrate the COB merging process, 4-point Fast Fourier transform algorithm is presented as an example in Section 3.3.

#### 3.1 Complexity of r Register Implementation

In this section, time complexity of an arbitrary computational graph covered by r-dimensional COBs is derived. The derivation is constrained to graphs with points with maximum outdegree 3 points. This limitation does not impose a significant handicap for a realistic computational graph.

Suppose the given computational graph is partitioned in rdimensional COBs. The following notation is used in the time complexity derivation.

- En : number of edges outside of COBs, which start from the points with outdegree (not including the outdegree due to the edges within COBs) of n.
- En  $\cdot$ : number of edges outside of COBs, which end at the points with indegree (not including the indegree due to the edges within COBs) of n.
- Pn : number of points with outdegree n in the original graph.
- Pn<sup>-</sup>: number of points with indegree n in the original graph.

Following operation counts based on an implementation of the graph in terms the r-dimensional COBs are easy to obtain.

# of Store : E1 + E2/2 + E3/3
# of Loads : P0 '+ E2 '/2
# of Mop(\*): P0 '+ P1 '+ E1 '+ E2 '/2
# of Copies: P2 + P3 - E1 - E2/2 - E3/3
# of Rop(\*): P2 - E1 - E2 '/2

If all arithmetic operations are assumed to be (+,-) and the normalized times for various operations given in Section 1.2 are used,

Total Time = [ 4P0'+ 2P1'+ P2 + P2'+P3 ] + [ E1 + E2/2 + E3/3 + E1' + 1.5 E2' ].

The quantities in the first bracket are constants, since they are related to the original graph. However, the quantities in the second bracket are dependent upon the way the graph is partitioned in rdimensional COBs and are therefore related to the particular choice of a r-dimensional COB cover. Thus, reduction of time complexity of an implementation in a machine with r registers implies proper selection of

a r-dimensional COB cover for the graph which minimizes the number of edges outside the COBs.

#### 3.2 r-Dimensional COB Algorithm

Following algorithm may be used to obtain a r-dimensional COB cover for a graph from a (r-1)-dimensional COB cover.

Step 1( Initialization )

Let C<sup> $\cdot$ </sup> be the set of (r-1)-dimensional COBs. Assign an integer function ni to points in each COB Ci  $\varepsilon$  C<sup> $\cdot$ </sup> having the property that ni(x) < ni(y) ; x,y  $\varepsilon$  Ci iff computation of x is done before the computation of y. Let E" denote the set of edges in the original graph G, not included in any of the COBs in C<sup> $\cdot$ </sup>. Set m = 1.

Step 2( Finding all computable paths )

A computable path is a sequence of points of C<sup>-</sup> along with a subset E<sup>-</sup>  $\subset$  E<sup>+</sup>. A computable path is generated using the following four transformations:

T1: Let Ci be the last COB of the current path. COB Cj may be appended to the path iff the only inputs to Cj are from COBs on the path, and if Ck preceeds Ci on the path, for some  $x \in Ck$ ,  $y \in Ci$ ,  $(x,y) \in E'$ , then there should exist  $(z,w) \in E''$  such that  $z \in Ci$  and  $w \in Cj$  and  $ni(y) \leq ni(z)$ . If Cj is added to the path, set E' = E' U (z,w).

T2: COB Ck is inserted between two consecutive COBs Ci and Cj on the path iff the only inputs to Ck are from the COBs on the path upto Ci, and if for some  $x \in Ci$ ,  $y \in Cj$ ,  $(x,y) \in E'$ , then there exists  $(x,z) \in E''$ ,  $z \in Ck$ . If Ck is added to the path, set  $E' = E' \cup (x,z)$ .

- T3: COB Ck is inserted between two consecutive COBs Ci and Cj on the path iff the only inputs to Ck are from the COBs on the path upto Ci, there is no edge on the path going from Ci to Cj, and for some  $x \in Ci$ ,  $y \in Ck$ ,  $(x,y) \in E^n$ , such that the function ni has its maximum value at x and the function nk has its minimum value at y. If Ck is added to the path, set E<sup>-</sup> = E<sup>-</sup> U (x,y).
- T4: COB Ck is inserted between two consecutive COBs Ci and Cj on the path iff the only inputs to Ck are from the COBs on the path upto Ci, for some  $x \in Ci$ ,  $y \in Cj$ ,  $(x,y) \in E'$ , function ni has its maximum value at x, and for some  $z \in Ci$ ,  $w \in Ck$ ,  $(z,w) \in E''$ , such that the function nk has its minimum value at w. If Ck is added to the path, set E' = E' U(x,y).

These transformations are illustrated in Figure 3.1.

A computable path is generated as follows:

- a. Set  $E^{2} = \emptyset$  and choose a COB with no input edges as the first point of the path.
- b. Let (C1,C2,...,Ct) be the current path. Insert a COB after Ci in the path by applying rules <u>T1,T2,T3</u> and <u>T4</u> above iff no COB can be inserted after C1,C2,...Ci-1.
- c. The path is completed when rules T1,T2,T3 and T4 can no more be applied to add COBs to that path.

Step 3( Choosing an r-dimensional COB )

 (a) For each computable path, find the number of COBs which can be attached to a path if input edges of attached COBs coming from COBs not on the path are disregarded. If there exists a path







FF

LP: The last point of COB

# Fig. 3.1. The four basic transformations used to form computable paths.

....

with O attachable COBs, then choose the path as the m-th COB of dimension r and go to step 4.

- (b) Find if possible, computable paths V1,V2,...,Vn such that more COBs can be attached to path Vi if input edges of attached COBs coming from COBs on path Vi-1 are disregarded for i = 2,...,n-1 and more COBs may be attached to path V1 if the input edges of attached COBs coming from COBs on the path Vn are disregarded. Choose path V1 as the m-th COB of dimension r.
- (c) Find computable paths V1,V2,...,Vn such that more COBs can be attached to path Vi if input edges of attached COBs coming from COBs on path Vi-1 are disregarded for i = 2,...,n-1. Choose path V1 as the m-th COB of dimension r and go to step 4.

Step 4( Deleting a r-dimensional COB )

Delete from set E" edges originating from the COBs on the chosen path. If E"=  $\emptyset$ , then the procedure terminates, otherwise, let m = m + l and go to step 2.

The assignment of the integer function n(.) in step 1 ensures the computational ordering within a COB.

The four transformations used to obtain a computable path in step 2 of the algorithm basically gurantee the computability of each path and also ensure that each path absorbs as many edges in E" as possible. It may also be noted that the four transformations are mutually exclusive. T1 is the only transformation which adds a new COB at the end of the current path. Only in T3, new COB is inserted between two unconnected COBs on the current path which are not connected. Transformations T2 and T4 would be identical only in the case when x is the last point of Ci,  $y \in Cj$ , z is the first point of Ck, and  $(x,y) \in E^{*}$ ,  $(x,z) \in E^{*}$ . But in this case, since the only inputs to Ck are from the COBs on the current path till Ci, COBs Ci and Ck would not be separate COBs of (r-1)-dimension.

Step 3 of this algorithm may be reasoned out in exactly the same manner as step 3 of the algorithm for 1-dimensional COBs.

# 3.2 Example

In this section, implementations on various machines of the 4 point Fast Fourier Transform (FFT) graph shown in Fig. 3.2 are sketched. The 1-dimensional COB cover of this graph shown in Fig. 3.3 is obtained by the algorithm of Chapter 1 and used as an input for the algorithm of the earlier section. The following steps describe the formation of 2dimensional COBs derived through the application of this algorithm. Step 1: Graph G' = (C',E') is constructed as shown in Fig. 3.4.

Integer function ni is assigned to each point for every COB. E' is set of edges remaining outside of COBs in Fig. 3.4. Steps 2 and 3 are shown in the following table for brevity.

		Step 2 Computable Path	*	Step 3 Number of
Path	COB Sequence	set	E	Attachable COBs
V1 V2 V3	C1C2 C3 C5C6C9	(1,1;	2,2)	3 1 2
V4	C10		-	ī
	* Notation (a to the po	,b;c,d) stands for an int d of COB c.	edge from	the point b of COB a

There is no path with 0 attachable COBs. But path V2 may be extended by COB C4 if inputs to C4 from path V1 ( (2,4;4,5) ) is disregarded.



Fig. 3.2. Computational graph of 4-point FFT.

·



•

Fig. 3.3. 1-dimensional COB cover of the 4-point FFT graph.

.



Fig. 3.4. Equivalent 1-register COB cover of the 4-point FFT graph.

Similarly path V4 may be extended by COB Cll if inputs to Cll from path V3 ( (9,2;11,5) ) are disregarded. Thus from condition (b) of step 3, one may choose either V1 or V3 as the first COB. Let V3 be the first 2-dimensional COB.

Step 4: All edges originating from C5, C6, and C9 are deleted from E". Steps 2 and 3:

Path	C COB Sequence	Step 2 computable Path	set	E	Step 3 Number of Attachable COBs
V1 V2 V3	C3 C1C2 C10C11C14C15	(10,1;11,2),(	(1,1; 11,3;	- 2,2) 14,1),(1	1 3 14,1;15,2) · 3

There is no path with O attachable COBs. But path V2 may be extended by COB C13 if the input to C13 from the path V3 ((11,5;13,2)) is disregarded. Thus from condition (b) of step 3, V3 is chosen as the second 2-dimensional COB.

Step 4: Edges originating from C10, C11, C14 and C15 are deleted from E".

Steps 2 and 3:

•

Path	COB Sequenc	Step 2 Computable Path e	n set	: 1	E´	А	Step 3 Number d ttachable	of COBs
V1 V2	C3 C1C2C13C2	0 (1,1;2,2)	),(2,	,2;1	3,1),	(13,1;20,1)	1 0	
V2 is	chosen as	the third 2-dime	nsior	nal(	COB f	rom conditi	on (a) of	step
3.								
Step	4: Edges ori	ginating from Cl,	C2,	C13	and	C20 are del	eted from	Ε".

Steps 2 and 3:

		Step 2 Computable	Path	Step 3 Number of
Path	COB Sequence		set E	Attachable CUBS
V1 V2 V3	C3C4C12C17 C3C4C7C8C18 C3C4C16C19	(3,1;4) (3,1;4,2),(4 (3,1;4,	,2),(4,5;12,2),(4 ,3;7,1),(7,1;8,2 ,2),(4,2;16,1),(1	,5;17,1) 1 ),(8,2;18,1) 0 5,1;19,1) 0
V2 is	chosen as the	e fourth 2-c	limensional COB fi	rom condition (a) of step
3.				
Step 4	4: Edges orig	inating from	C3, C4, C7, C8 a	and Cl8 are deleted from
	E".			
Steps	2 and 3:			
		Step 2	Dath	Step 3
Path	COB Sequence	computable	set E <sup>r</sup>	Attachable COBs
V1 V2	C12C17 C16C19		(12,1;17,1) (16,1;19,1)	0 0
Vl is	chosen as the	e fifth 2-c	timensional COB fr	rom condition (a) of step
V1 is 3.	chosen as the	e fifth 2-o	iimensional COB fr	rom condition (a) of step
V1 is 3. Step	chosen as the 4: Edges orig	e fifth 2-c inating from	timensional COB fr C12 and C17 are (	rom condition (a) of step deleted from E".
Vl is 3. Step Steps	chosen as the 4: Edges orig 2 and 3:	e fifth 2-c inating from	timensional COB fr	rom condition (a) of step deleted from E".
V1 is 3. Step Steps	chosen as the 4: Edges orig 2 and 3:	e fifth 2-c inating from	timensional COB fi Cl2 and Cl7 are o	rom condition (a) of step deleted from E".
V1 is 3. Step Steps	chosen as th 4: Edges orig 2 and 3:	e fifth 2-c inating from Step 2 Computable	dimensional COB fi Cl2 and Cl7 are o	rom condition (a) of step deleted from E". Step 3 Number of
V1 is 3. Step Steps Path	chosen as the 4: Edges orig 2 and 3: COB Sequence	e fifth 2-c inating from Step 2 Computable	dimensional COB fi Cl2 and Cl7 are o Path set E <sup>2</sup>	rom condition (a) of step deleted from E". Step 3 Number of Attachable COBs
V1 is 3. Step Steps Path V1	chosen as the 4: Edges orig 2 and 3: COB Sequence C16C19	e fifth 2-c inating from Step 2 Computable	dimensional COB for Cl2 and Cl7 are of Path set E <sup>2</sup> (16,1;19,1)	rom condition (a) of step deleted from E". Step 3 Number of Attachable COBs
V1 is 3. Step Steps Path V1	chosen as the 4: Edges orig 2 and 3: COB Sequence C16C19	e fifth 2-c inating from Step 2 Computable	dimensional COB fi Cl2 and Cl7 are of Path set E <sup>2</sup> (16,1;19,1)	rom condition (a) of step deleted from E". Step 3 Number of Attachable COBs 0

Step 4: After edges originating from C16 and C19 are deleted from E",

.

•

## $E^* = \emptyset$ . Therefore procedure terminates.

The resultant 2-dimensional COB cover is shown in Fig. 3.5. In order to obtain 3-dimensional COB cover, the r-register algorithm is applied to Fig. 3.5. The result is 3 3-dimensional COBs, as shown in Fig. 3.6. Applying the r-register algorithm repeatedly, 4 to 9-register COBs are found, as shown in Fig. 3.7.



Fig. 3.5. 2-dimensional COB cover of the 4-point FFT graph.



Fig. 3.6. 3-dimensional COB cover of the 4-point FFT graph.



4-dimensional COB cover



5-dimensional





7-dimensional





8-dimensional

9-dimensional

Fig. 3.7. 4- through 9-dimensional COB covers of the 4-point FFT graph.

#### CHAPTER 4

#### APPLICATIONS

The intent of this chapter is to illustrate the concept of a primitive COB and its integration with the principles developed in earlier chapters. A primitive COB is defined and illustrated by an example in Section 4.1. In Sections 4.2, various primitive COBs suitable for Hadamard transform (HT), and their codes using the algorithms developed in Chapters 2 and 3 are obtained. In Section 4.3, HT implementations using these primitive COBs are investigated. Sections 4.4 and 4.5 repeat this exercise for fast Fourier transform (FFT).

#### 4.1 Primitive COB

Many signal processing algorithms have graphs which may be partioned into a set of identical subgraphs. This property greatly simplifies the software implementation of signal processing algorithms. As Morris illustrates in [19], automatic generation of digital signal processing software is possible by making use of the regular structure of the algorithm. In such software generation, a computational kernel is identified and is used repeatedly to compute the complete algorithm. This computational kernel is usually the smallest repeatable subgraph possible.

A primitive COB is a computational kernel, but not necessarily the smallest repeatable subgraph. A given graph may be covered using many

42

different primitive COBs. A computational graph may also be implemented using different primitive COBs simultaneously. The following example illustates this idea through the implementation of a binary computational graph of 63 points (shown in Fig. 4.1) using a set of primitive COBs.

The procedure begins by finding a set of primitive COBs as shown in Fig. 4.2. The complete graph can be implemented in two different ways. One way is to use the primitive COB of 3 points and another way is to use the primitive COB of 7 points. The results of these two different implementations are shown in Fig. 4.3. In addition to different implementations, each primitive COB can be implemented on machines with different numbers of registers to compare the execution time for the complete graph. These implementations and their complexities are shown in Fig. 4.4 and Table 4.1.

of registers	Time/COB	Eta	# of COBs	Total Time for the graph
]	16	5.33	21	336
2	13	4.33	21	273
2			<b>1</b> 11	9/9
J	Implementa	4.33  tion us	ing 7 point	primitive COB
J	Implementa	4.33 	ing 7 point	primitive COB
1	Inplementa 36	4.33 tion us 5.14	ing 7 point	primitive COB 324
1 2	Implementa 36 30	4.33 tion us 5.14 4.29	ing 7 point 9 9	primitive COB 324 270

Table 4.1. Dependence of the complexities of two different implementations upon the number of registers in the machine.

An implementation of the complete graph may also be devised using the algorithm developed earlier. The time complexity of this



Fig. 4.1. A computational graph with 63 points.



Fig. 4.2. Primitive COBs for implementation of the graph in Fig. 4.1.



Fig. 4.3. Various implementations of 3- and 7-point primitive COBs.

.



USING 3 POINT PRIMITIVE COBSUSING 7 POINT PRIMITIVE COBS Fig. 4.4. Cover of complete graph using 3- and 7-point primitive COBs.

implementation will generally be smaller than those with primitive COBs. This is because the usage of the primitive COBs artificially severs some links in the graph without caring for its global implications. However, the increase in time is marginal as Table 4.2 shows.

Table 4.2. Compa	rison of implementations	with and without	primitive COBS.
# of registers	Time for implementation without primitive COBs	% increase in 3 points	time using COB of 7 points
] 2	316 264	6.33 3 41	2.53
3	241	13.28	0.83

One may note that increasing the number of registers generally reduces the time gap between the implementations with and without primitive COBs. The only exception to this occurs when the primitive COB is too small to fully utilize all the available registers.

In actual software implementation, time complexities due to decision-making and arithmetic operations for loop control are assumed to be eliminated by the use of in-line-code. Therefore, whether primitive COB approach is used or not, the code sizes are approximately the same. However, the design of a large non-structural errorless software for an algorithm may be a time consuming task without primitive COBs. With primitive COBs, the software can be generated automatically and with ease since the portion of the software related to the primitive COB can be used repeatedly to form a complete code.

# 4.2 Hadamard Transform(HT)

In this section, a description of efficient 1-,2-, and 3-register implementations for primitive COBs of 2X2, 4X3, 8X4, and 16X5 points useful for computation of HT is presented. These primitive COBs are 12then used to compute a 2 -point HT.

#### 4.2.1 1-Register Implementation of Primitive COBs

Primitive COBs of 2X2, 4X3, 8X4, and 16X5 points which would be used here for implementing the Hadamard transform are shown in Fig. 4.5. These primitive COBs were chosen for their superior performance (with reference to their time complexity) from many different primitive COBs that might be useful for implementing a Hadamard transform. Figure 4.5 also shows a 1-dimensional COB cover obtained through algorithm of Chapter 2 and lists the associated codes for a machine with only one accumulator. Using the formula derived in Chapter 2, one obtains the total number of operations in the case of a 2<sup>n</sup> length HT as:

Total # of operation= # of COBs + # of points + # of points with

outdegree > 2 + # of COBs with terminal

Since execution time for Tload, Tmop(+,-), and Tstore are assumed to be 2 units each, total execution time is

n-1 n Total Time=(5n+6)2 x 2 = (5n+6)2.



RI	•	11			
RT	٠	<b>R</b> 1	٠	13	
T	٠	R1			
<b>R1</b>	٠	10			
R1	٠	RT	+	12	
71	٠	RT			
RÌ	٠	R1	+	TØ	
00	٠	<b>R1</b>			
Rl	•	T1			
Rl	٠	R1		TØ	
01	٠	R1			
code					

2X2 primitive COB

Rn: n-th register In: n-th input data from memory On: n-th output data to memory Tn: n-th temporary scratch pad memory location



computation

21	-	13				
RI	٠	RI	+	17		
	٠	RI				
RI	٠	п				
RI	٠	RT	+	15		
П	٠	R1				
R1	٠	Rl	+	T		
72	٠	R1				
R1	٠	-11				
R1	٠	RÌ	•	TU .		
T	٠	R1				
R1	٠	12				
RT	٠	<b>R1</b>	٠	16		
TI	٠	R1				
R1	٠	10				
R1	•	RÌ	٠	14		
T3	٠	R1				
R1	٠	RT	٠	<b>T1</b>		
T4 -	٠	RT				
R1	•	81	+	T2		
0	•	R1				
R1	•	-T4				
R1	٠	R1	•	T2		
01	٠	RÌ				
R1	٠	13				
R1	٠	RÌ	-	T1		
T2	٠	R1				
RT	٠	R1	٠	T9		
02	٠	R1				
R1	٠	11				
R1	٠	RÌ	-	TØ -		
03	٠	R1				
code						

11

4X3 primitive COB

Fig. 4.5a. 1-register implementation of HT.



•

Fig. 4.5b. 1-register implementation of HT(continued).



16X5 primitive COB computation

Fig. 4.5c. 1-register implementation of HT (continued).

81	- 115			
21	- 81 + 131	T10 - 91	RI + TII	RI - T5
71	- 21	1 IV T KI 03 T0	RI + RI - 16	R1 + R1 - T9
61	- 17		T6 - R1	15 • P1
	01 + 793	KI - KI - 15	RT + RT + T1	P1 - P1 - T2
- K	+ KI + 123	T5 + RI	T11 - R1	AL - NI - IL
	• Ki	R1 + T8	Ř1 + T6	
RI	+ KI + IW	R1 - R1 - T6	R] + R] - T]	KI - 13
IZ	• RI	T# - R1	TI + RI	KI • KI - 12
RI	+ TI	R1 + R1 + T2	R1 + 112	0V • KI
RI	- RT + TØ	18 + R1	P1 + 91 + 128	RI - T15
T	- R1	R1 + T6	76 A DT	R1 + T12
- 21	- 111	P1 - 91 - T2		12 - RI
R1	+ R1 + 127	T7 . 01	KI - 14	RI - RI + T6
71	- P1	16 * KI 01 . T7	RI - RI + 120	15 + #1
ė i	- 13		TIZ • RI	$\hat{\mathbf{x}}$ + $\hat{\mathbf{x}}$ + $\hat{\mathbf{x}}$ + $\hat{\mathbf{x}}$
<b>D</b> 1	- 91 - 110	KI - KI - 14	R] + RT + T6 .	18
72	- KI + LIJ	14 • KI	T14 - R1	91 . 91 . 77
13	• KI	RI + RI + TI	R1 + T12	
KI	+ KI + II	16 - RI	R1 + R1 - T6	
T4	+ R1	R1 - R1 + T3	T6 • R1	RI + 18
RI	+ R1 + T2	17 + RI	P1 + 78	<b>KI • KI • 1</b> /
T5	- R]	81 - 16	21	09 + R1
RT	+ T4	81 + 81 - T3	12 - 01	R1 - T5
RÌ	+ R1 - T2	17 . 91	112 - KI	RI + RI - TII
T2	+ R1	13 - KI 81 - TA	KI • 10	15 + R1
	- 13		RI + RI + I15	R1 + R1 + T3
21	. 01 - T1	KI + KI + II	T15 + RI	016 - 91
- <b>R</b>	- KI - II	TI • RI	R1 + R1 + T12	91 . 75
11	• Ki	RI + RI + TØ	T16 + R1	
<u> KI</u>	• RI + IV	T4 - RT	R1 + R1 + T14	KI • KI • IJ
13	• R1	R] - T]	T17 + 81	
RI	+ TI	R1 + R1 + TØ	R1 + R1 + T13	RI + 12
RI	- R1 - T	TØ + R1	T19 - P1	RI + RI - 16
	- RI	R] + 114		TZ + R1
R1	- 113	P1 - P1 + 134		R1 + R1 + T1
RI	- R1 + 129		UW * KI	13 - R1
TI	- P1	n7 - 16	RI + 118	R1 + R1 + T4
61	. 15	KI - 10	RI + RI - TH	012 - 21
21	- 91 + 121	RI - RI + 122	01 + R1	R1 - T3
	91	10 - KI	R1 + T17	RI - RI - TA
		RI = RI + TI	R1 - R1 - T13	A17 - A1
R I	• • • • •	19 • RI	T10 - R1	01 T KI
10	- KI	RI - T6	R1 + R1 + T5	RI * 16
RI	- 4	RI - RI - TI	C2 + R1	KI * KI + []
RI	- R1 - TI	TT - RT	<u>81 + TIØ</u>	11 • KI
T1	- R1	R1 - 110	81 - 81 - 75	RI + RI + TØ
RT	- 19	R1 - R1 + 126	A1 + D1	014 + RT
RI	- R1 + 125	16 - 81		R1 + T1
74		P1 - 12	NI - 110 01 - 01 114	R1 + R1 + TØ
RT	- 11	D1 _ D1 _ T10	KI - KI - 114	015 - R1
01	- 01 + 117	TI - TI - LIO	15 • R!	
77	- 51 - 417		RT + RI + T9	
01	- RI 01. TA	RI - RI + T6	T10 + R1	
KI	- <u>-</u>	TIZ + RT	R1 + R1 + 18	
18		RI - RI + T9	64 - R1	
RI	- R1 + T6	T13 - R1	R1 - T10	•
T9	- R1	RI + T12	R1 + R1 - T8	
R1	- R1+T5	R] - R] - T9	05 - 01	
		T9 + R1		

.

.

15X5 primitive COB code

Fig. 4.5d. 1-register implementation of HT (continued).

51

-

We denote the time complexity of a COB implementation per point by Eta. Eta is a measure of the efficiency of the implementation. A smaller Eta indicates a better implementation. In a l-register implementation of a primitive COB of 2 X(n+1) points, Eta = 5 + 1/(n+1).

# 4.2.2 2-Register Implementation of Primitive COBs

Primitive COBs shown earlier may also be covered using 2dimensional COBs and implemented on a machine using 2 accumulators efficiently. The results, obtained from the algorithm of Chapter 3, are shown in Fia. 4.6. To compute the execution time of these implementations, an inspection of their structure is in order. The odd and even indexed points of the first n-1 stages of these highly regular implementations are mere duplicates of one lower size implementation. The last stage of the implementation is made up of three different types of butterflies shown in Fig. 4.7. These butterflies occur in a regular cycle of Types-1,2,1,3,1,2,1,3,.... A Type-1 butterfly computation involves only one Load, but two Mop(+) and Stores each. Its complexity (complexity of computing the two end-points) is thus 10 time units. Type-2 butterfly involves a Rop(+), a Mop(+) and two Stores. It also saves the storage of one of the source points. Its effective complexity is thus 5 time units. Finally, the Type-3 butterfly involves two Mop(+)and Stores but it converts the Store of source point into a Copy thus having an effective complexity of 7 time units.

From the above discussion, the time complexity of  $2 \times (n+1)$  point primitive COB, C(n), is given by:

n-2 n-3 n-3C(n) = 2C(n-1) + 10x2 +5x2 +7x2 ; n > 2.



2 X 2 primitive COB





Fig. 4.6a. 2-register implementation of HT.



R1	•	17	•	716
RZ	•	13	•	
RZ TR	4	R2 -	•	111
RZ	٠	R2	•	R1
RI TI	:	R2	•	18
Ť.	٠	RÌ		
RI	:	<b>k</b> 1	+	113
12	•		•	19
TZ	•	12	·	
	:	RZ R1	+	R I 72
TŻ	٠	R2		
RZ 13	:	R2 R2	•	
R2	•	R1		78
R2	-	RZ	-	τē
TØ TA	•	R1 82		
RÌ	•	16		
R1 R2	•	R1 12	•	114
RZ	٠	R2	٠	115
15 112	:	R2 R2	+	R1
RÌ	٠	RÌ	•	T5
T	•	RZ		
	•	14 R1		112
R2	•	Ĩ	ļ	
NZ 17	:	RZ R2	•	19
R2	٠	RZ	+	R1
17	•	RZ	-	17
R2	•	R2	+	<b>16</b>
R2	•	RŽ	+	T3
00 R2	:	R2 R1		
RÌ	٠	RÌ	+	TS
RZ TS		R2 R1	-	15
ŔĨ	•	R1	+	TØ
RI		R2		
R2 06	:	R2 82	+	<b>T4</b>
RI	•	RT	-	T4
07 81	•	R1 TR		
RÌ	•	RÌ	-	<b>T3</b>
01 R1	•	- R1 - T7		
R1	٠	R1	•	<b>T6</b>
R2 R2	•	RZ	+	11
11 21	+	R1		82
02	•	RT	-	
RZ 03	•	RZ RZ	-	П
RÌ	٠	TS		TA
05	•	R1	•	10
~	~~~	~		
C	.vu	C		



Fig. 4.6b. 2-register implementation of HT (continued).



16X5 primitive COB computation

Fig. 4.6c. 2-register implementation of HT (continued).

56

---

		RI + RI - T3	<b>R2 * R2 + T1</b>
<b>a</b> 1	. 116	13 + 12	T23 * R2
<b>4</b> 1	· 113	T12 + 1	R2 * R2 + T11
81	- KI + 131	91 + 114	06 + R2
14	· · · · · · · · · · · · · · · · · · ·	01 + 01 A T30	R2 - R1
<u>K</u>	- KZ + 123	92 + 16	R1 * R1 + T17
	* K2	no • N7 × 177	R2 + R2 - T17
	• KZ + KI	T12 - 89	T17 - R1
<u>RI</u>	• RI • TD	113 · Kg	R1 + R1 + T3
1	• KZ	$R_{2} = R_{2} + R_{1}$	012 - 81
11	* R1	KI - KI - 113	R1 + R2
R]	• 111		82 + 82 + T12
R1 -	• R1 + 127		91 + 91 - T12
12	• I3		014 - 82
R2	• R2 + I19	KI - KI + 120	015 + 01
12	• R2	R2 12	p] + T21
R2	- R2 + R1	RZ = RZ + 118	01 + 01-TI6
RT	- R1 - T2	T15 * RZ	NI NI-110
T2	• R2	RZ = RZ + RI	KC 1/
RŽ -	• R2 + T0	R1 * R1 - T15	RZ RZ - 10
TŘ.	• R2	T15 • R2	1/ KI
12	• RĨ	RZ * RZ + TI3	
21	• R1 + T1	T16 - R2	KZ KZ - 17
22	• R2 - T1	R2 * R1	02 KI
n -	+ 81	<b>R2 * R2 + T14</b>	03 × KZ
÷i	+ 82	RI + RI - TI4	RI - 12
<b>.</b>	- 113	T14 + R2	RI - RI - TU
21	+ 81 + 129	T17 • R1	R2 - T6
22	+ 15	R1 • 112	R2 - R2 - T4
82	+ 92 + 121	R1 * R1 + 128	T2 • R2
TA	+ 03	R2 • 14	RZ * R2 + R1
	• 02 • 01	R2 + R2 + I20	R1 * R1 - T2
a1	* 01 - TA	T18 + R2	T2 • R2
R   74	* K1 * 1*	97 + 97 + 81	T4 * R1
19	- KZ	P1 - P1 - T18	R1 * T15
13	- K1	T18 + 82	RI - RI - TI3
KI	- 19	T19 + P1	R2 - T29
KI	- KI + 125	e1 + 18	R2 - R2 - T18
RZ .	- 11	91 + 91 + 12A	T6 * R2
KZ	- KZ + 117	92 • 14	R2 • R2 + R1
10	- K2	92 - 92 - 116	R1 * R1 - T6
ĸz	- RZ + R1	728 + D2	T6 - R2
KI	- RI - 16	168 R6 02 + 02 - 01	R2 * R2 + T2
16	• RZ	RE RETRI	04 R2
R2	• RZ + T4	RI - KI - 160	R2 • R1
17	- R2	12U - RZ	RI + RI + TA
R2	- RZ + T8	KZ - KZ + 118	97 • 97 - TA
T9	- RZ	121 - KZ	05 - 91
R2	- RI	RZ - RZ + 18	07 - 02
RT	* R1 + T5	122 RZ	07 NG 01 • TE
R2	- RZ - TS	RZ * RZ + T9	AJ JJ 01 + 01 - T1
15	• RĪ -	00 * R2	RI RI II
81	+ R1 + T1	RZ * R1	K2 117
111	+ R1	RZ * R2 + T19	KZ = KZ = 14
81	• R2	R1 * R1 - T19	11 × KZ
22	• 82 + T3	T19 * R2	KZ = KZ + R1
-			

16X5 primitive COB code

Fig. 4.6d. 2-register implementation of HT (continued).

•



Fig. 4.7. The three types of butterfly implementations prevalent in the 2-register implementation of HT.

The solution of this difference equation yields the following closed form expression for the time complexity of the two register implementation.

C(n) = (4n + 4.75)2; n > 2.

Also in this case, Eta = 4 + 0.75/(n+1).

# 4.2.3 3-Register Implementation of Primitive COBs

The 3-dimensional COB cover of the primitive COBs under consideration and the associated implementations on a machine with 3 accumulators are shown in Fig. 4.8.

#### 4.2.4 O-Register and Infinite-Register Implementations

If an implementation computes each graph point independently, without any regard for the graph structure, we call it a O-register implementation here. Each HT computational point is calculated by first loading an operand, then adding to or subtracting from it an operand located in memory, and storing the result back into the memory, taking a total of 6 units of time. Each computational point, in this case, is a COB. Since a O-register implementation is constructed without any effort to minimize memory related operation, its execution time is the worst possible.

Since every computational point takes 6 units of time, total time for a computational graph may be obtained by merely multiplying the number of computational points in the graph by 6.











Fig. 4.8a. 3-register implementation of HT.



Fig. 4.8b. 3-register implementation of HT (continued).



16X5 primitive COB computation

Fig. 4.8c. 3-register implementation of HT (continued).

•



Fig. 4.8d. 3-register implementation of HT (continued).
The time complexity and the Eta value for the O-register n implementation of a 2 X(n+1) point primitive COB is given by:

Total time = 
$$6(n+1)2$$
, Eta = 6.

When an infinite number of registers is available, three different types of butterfly computations exist. Each initial stage butterfly is computed using 2 Loads, 1 Copy, and 2 Mop(+,-). Each final stage butterfly is computed using 1 Copy, 2 Rop(+,-), and 2 Stores. Each of the remaining butterflies is computed using 1 copy and 2 Rop(+,-). These computations are shown in Fig. 4.9. Thus, for 2 length n n (n-1) nprimitive COB, 2 Loads, 2 Mop(+,-),  $n^2$  Rop(+,-),  $n^2$  Copies, and 2 Stores are required. Accordingly, the total time for a 2 X(n+1) point primitive COB implementation on an infinite accumulator machine is:

Total time = 
$$6(2) + 3n(2)$$
, Eta =  $1.5 + 4.5/(n+1)$ .

## 4.2.5 Consolidation of Results

Comparing the Eta values of 1-, 2- and infinite-register implementations with that of 0-register implementation, one can note that for large values of n, by merely structuring the order of computation, one can obtain savings of 16.7%, 33% and 75% respectively, in the HT execution time compared to non-structured 0-register case.

Table 4.3 lists the complexities of various implementations of primitive COBs.

Table 4.3 Complexities of various implementations of HT primitive COBs.

	COB S	1ze = 2 X 2	# OT C	computati	onal points:	: 4	
# R	Load	Mop(+,-)	Store	Сору	Rop(+,-)	Time	Eta
0 1 2 3-∞	4 3 2 2	4 4 3 2	4 4 3 2	0 0 0 1	0 0 1 2	24 22 17 15	6.0 5.5 4.25 3.75
	COB S	ize = 4 X 3	# of c	computati	onal points:	: 12	
0 1 2 3 5-∞	12 8 5 4 4	12 12 10 8 4	12 12 9 6 4	0 0 1 4 4	0 0 2 4 8	72 64 51 44 36	6 5.33 4.25 3.67 3.00
	. COB S	ize = 8 X 4	# of c	computati	onal points:	32	
0 1 2 3 9-∞	32 20 12 12 8	32 32 27 18 8	32 32 24 16 8	0 0 3 8 12	0 0 5 14 24	192 168 134 114 84	6 5.25 4.18 3.56 2.63
	COB si	ze= 16 X 5	# of (	computati	onal points:	: 80	
0 1 2 3 17-∞	80 48 28 24 16	80 80 68 50 16	- 80 80 60 43 16	0 0 8 20 32	0 0 12 30 64	480 416 332 284 192	6 5.2 4.15 3.55 2.40

As can be seen from Table 4.3, choosing a larger primitive COB improves the efficiency of algorithm. But in practice, one should consider both the improvement in time and the increase in code (program) size to determine the appropriate primitive COB. A primitive COB should be small enough so that the code for it can be generated without difficulty. At the same time, it should be large enough to utilize all

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

available registers efficiently. The following example illustrates the choice of a primitive COB in a machine with three accumulators.

Example: Suppose the target CPU contains 3 accumulators. In order to fully utilize all available registers, 3-register implementations of primitive COBs should be used. Based on the parameters listed in Table 4.4, an appropriate primitive COB may be chosen as follows.

Table 4.4 Change in the values of Eta for various primitive COBs

primitive COB	Time/COB	Eta 🤊	decrease	in Eta	from	previous	line
2X2 4X3 8X4 16X5	15 44 114 284	3.75 3.67 3.56 3.55		2.13 3.00 0.28			

The code size for a COB is directly proportional to the execution time for the COB. Thus as we go down the COBs listed in Table 4.4, the code size multiplies by a factor of approximately 1.5 each time. An inspection of Table 4.4 now shows that a primitive COB of 8X4 points is probably the best in these circumstances. If the size of this COB is further increased, it has a marginal effect on Eta but the code size increases by 149%.

## 4.3 Implementation of a complete HT through primitive COBs

This section discusses the issues involved in the implementation of a complete graph through an example of 2 length HT. If the primitive t COBs of types discussed earlier with 2 X(t+1) points are used to cover n (n-1) a 2 length HT, then a total of n2 /(t+1) primitive COBs would be

required. Thus the odd divisors of (t+1) should divide n. In the present case, it rules out the 16X5 primitive COB. The 2048 X 12 point primitive COB also need not be considered because of its excessive code size.

If one uses the 2X2 primitive COBs, the resultant implementation has six computing stages, each with 2048 COBs. All six stages may be made identical by rearranging the graph of HT [20],[21]. Thus the code for each stage is identical except for the memory locations of input and output data. Further, every pair of consecutive stages may have an 12 in-place code. Therefore, software for the entire 2 length HT may consist of the code for the first 2 stages placed in a loop, thus reducing the code size by approximately 66.7%.

Use of 4X3 primitive COBs similarly results in 4 identical stages, each with 1024 COBs. Use of a loop reduces the code size by approximately 50%.

Use of 8X4 primitive COBs implies 3 identical stages each with 512 COBs. Use of a loop is not beneficial in this case.

Finally, if 32X6 primitive COBs are used for the implementation, there are only 2 identical stages each with 128 COBs. As in the earlier case, a loop is not useful.

The execution time of the complete HT depends upon both the size of the primitive COB used and the number of registers available to implement each primitive COB. Table 4.5 and Fig.4.9 display the results obtained. While calculating the code sizes, the possibility of using the in-place algorithm is kept in mind. One may conclude from these that the computational time of HT is largely independent of the choice of primitive COB. Also, using a machine with more than three registers



Fig. 4.9. Time complexity of various implementations of  $2^{12}$  length HT.

is not justified in this case. A good trade off between the time and the code size is obtained when one uses a 3-register machine and a 2X2 primitive COB.

			1	2 .	
	Table 4.	5. Implemen	station of 2	length HT	
		0-register	implementati	on	
prim. COB	<pre># of primitive COBs within HT</pre>	Time per prim. COB	Total Time for HT	Eta of Prim. COB	Code Size for HT
2X2 4X3 8X4 32X6 2048X12	12288 4096 1536 256 2	24 72 192 1152 147456	294912 294912 294912 294912 294912 294912	6.00 6.00 6.00 6.00 6.00	98304 147456 294912 294912 294912 294912
		l-register	implementati	on	
2X2 4X3 8X4 32X6 2048X12	12288 4096 1536 256 2	22 64 168 992 124928	270336 262144 258048 253952 249856	5.50 5.33 5.25 5.17 5.08	90112 131072 258048 253952 249856
		2-register	implementati	on	
2X2 4X3 8X4 32X6 2048X12	12288 4096 1536 256 2	17 51 134 792 99846	208896 208896 205824 202752 199692	4.25 4.25 4.18 4.13 4.06	69632 104448 205824 202752 199692
		3-register	implementati	on	
2X2 4X3 8X4	12288 4096 1536	15 44 114	184320 180224 175104	3.75 3.67 3.56	61440 90112 175104

## 4.4 Fast Fourier Transform(FFT)

68

.....

## 4.4.1 2-Point Primitive COB

The graph shown in Fig. 4.10 computes two complex points in the FFT graph and hence is termed as the 2-point primitive COB. The 1- and 2-register implementations and the associated codes are shown in Fig. 4.11. The implementation of this small primitive COB does not change if the number of registers is increased beyond 2.

## 4.4.2 4-Point Primitive COB

The graph of a 4-point primitive COB is shown in the Fig. 3.2. Figures 3.3 through 3.11 then show its 1- through 9-register implementations. A further increase in the number of registers does not affect the implementation of this COB.

## 4.4.3 Consolidation of Results

The complexities of the two FFT COBs and, in particular, their dependence on the number of registers in the machine is shown in Table 4.6. These results indicate that while using the 2-point COB, a 2-register machine will perform optimally and even for the 4-point COB increasing the number of registers beyond 5 has very little effect on the time complexity.



Fig. 4.10. Computational graph of 2-point FFT.

•



Fig. 4.11. 1- and 2-dimensional COB cover of 2-point FFT.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

	1	COB size =	2 X I	# OF CO	mplex	computat	ional	points	= 2
R	Load	Mop(+,-)	Mop(x)	Rop(+,-)	Сору	Store	Time	Eta %	dec.in Eta
0 1 2-	10 6 4	6 6 4	4 4 4	0 0 2	0 0 2	10 8 4	68 56 44	34 28 22	17.65 21.43
		COB size =	4 X 2	# of co	mplex	computat	ional	points	= 8
0123456789	40 20 13 12 12 12 11 10 9 8	24 24 17 14 11 8 8 8 8 8 8 8 8 8	16 16 16 16 16 16 16 16	0 7 10 13 16 16 16 16	0 6 8 9 10 11 12	40 32 19 16 14 12 11 10 9 8	272 216 175 166 159 152 149 146 143 140	34.000 27.000 21.875 20.750 19.875 19.000 18.625 18.250 17.875 17.500	20.59 18.98 5.14 4.22 4.40 1.97 2.01 2.05 2.10

## Table 4.6 Complexities of various implementations of FFT primitive COBs.

# 4.5 Implementation of 2 Length FFT

An implementation of 2<sup>8</sup> length FFT using 2-point primitive COBs results in 8 identical computational stages of 128 COBs each. As for the case of HT, a pair of these stages may be calculated in-place [20,21]. The size of code may therefore be reduced by 75% by using the loop as described in Section 4.3. Similarly, use of 4-point primitive COBs produces 4 identical stages of 64 COBs each. Use of a loop, in this case, will reduce the code size by 50%. Table 4.7 and Fig. 4.11 display various factors affected by the choice of a particular implementation.

•				8.		
Table	4.7	Implementation	of	2	length	FF1

u-register implementation								
Prim. COB	<pre># of prim.COBs within FFT</pre>	Time per Prim.COB	Total time for FFT	Eta of prim.COB	Code size for FFT			
2X1 4X2	1024 256	68 272	69632 69632	34 34	17408 34816			
		l-registe	r implementa	tion				
2X1 4X2	1024 256	56 216	57344 55296	28 27	14336 27648			
		2-registe	r implementa	tion				
2X1 4X2	1024 256	44 175	45056 44800	22 21.875	11264 22400			
		3-registe	r implementa	tion				
2X1 4X2	1024 256	44 166	45056 42496	22 20.75	11264 21248			
		4-registe	r implementa	tion				
2X1 4X2	1024 256	44 159	45056 40704	22 19.875	11264 20352			

## 0-register implementation

.





## **CHAPTER 5**

## CONCLUSIONS

This chapter reviews the results obtained during this work. After summarizing the useful results in Section 5.1, and their applications in Section 5.2, future research areas are identified in Section 5.3.

## 5.1 Summary of Selected Results

This work for the first time provides the means to design an implementation of a given arbitrary computational graph, while taking into account the number of accumulators available in the processor. The 1-register algorithm of Chapter 2 can be applied to form a time efficient algorithm for the graph implemented on a one accumulator processor. Since most of the general purpose microprocessors available today have one accumulator, the results obtained here are universally useful. This 1-register algorithm is extended to r-register algorithm in Chapter 3. Given a machine containing n general purpose registers, any computational graph can be subjected to 1- and r-register algorithms to form a time efficient implementation. Furthermore, since most signal processing algorithms contain regular structures, a computational kernel, called a primitive COB here, may be used repeatedly to cover the The primitive COB may be complete graph, as shown in Chapter 4. subjected to the algorithms derived in this thesis to obtain its By repeating this basic code. efficient code for any given processor. one may then obtain an efficient code for the complete graph.

75

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

The results obtained in Chapter 4 point out several important facts. First, for a given computational graph, the time complexity decreases exponentially as the number of registers increases (See Figs. 4.9 and 4.11). This result implies that the increase in the number of registers after a certain point does not yield a profitable decrease in (For Hadamard transform, this is a modest three time complexity. Consequently, an arbitrary increase in the accumulator architecture). number of accumulators in processor design is not justified since the cost of hardware inflates very rapidly as the number of accumulators Another important result obtained is that the size of increases. primitive COB does not affect the time complexity significantly, as long as it is large enough to fully utilize all available registers. One may thus choose a small and efficient primitive COB, so that writing the code for it is a trivial task.

## 5.2 Significance of the Results

The importance of this work is mainly due to the wide applicability of the algorithms developed in Chapters 2 and 3. These algorithms enable one to design a time efficient code by giving due consideration to the hardware architecture, in particular, the number of registers contained in the CPU. These algorithms enable one to utilize the hardware capabilities to their fullest extent, thus improving the performance without any additional cost.

Another potential application of this research is to provide means to evaluate various architectures with respect to a given algorithm. The procedures of Chapters 2 and 3 allow one to systematically study the trade offs between various factors such as the time complexity, hardware

complexity and code size. This enables one to choose a good engineering design in most practical situations.

Finally, this work also brings out the concept of a primitive COB. A primitive COB can be used for automatic generation of software for large signal processing problems and to reduce the code size of an algorithm without sacrificing time efficiency. It may also have a significant impact on the design of special purpose parallel processing hardware for signal processing applications.

## 5.3 Suggestions for Further Work

The verification on an actual multi-accumulator machine of the various implementations obtained here is highly desirable. It was not possible to carry this out mainly due to the time limitation and also because of the lack of good multi-accumulator processors. Since most of the available microprocessors have architectures geared towards high-level language implementations rather than numerical applications, it is necessary to design a multi-accumulator hardware for this verification. Such a hardware design would use bit-slice microprocessors AM2901 or AM2903 [22-24], since they have a sufficient number of registers for our purpose and belong to a family that has a large number of support ICs.

Another potential area for future research is the investigation of the relationship between a graph structure and its ultimate implementation on a finite register SISD machine. In particular, one may be able to restructure the computational graph without affecting the final results, such that the restructured graph may have a highly efficient implentation.

Finally it should be mentioned that the r-dimensional COB model may not yield optimum results in some cases and merits further attention.

#### REFERENCES

- [1] S. Winograd, "On computing the Discrete Fourier Transform," Proc. Nat. Acad. Sci., U.S.A., vol. 73, pp. 1005-1006, Apr. 1976.
- [2] J. W. Cooley and J. W. Tukey, "An algorithm for the machine calculation of Complex Fourier Series," Math. of Com., vol. 19, pp. 296-301, 1965.
- [3] L. R. Morris, "A comparative study of time efficient FFT and WFTA programs for general purpose computers," IEEE Trans. Acoust., Speech and Signal Processing, vol. ASSP-26, no.2, pp. 141-150, Apr. 1978.
- [4] H. D. Toong and A. Gupta, "An architectural comparison of contemporary 16-bit microprocessors," IEEE Micro, vol. 1, pp. 26-37, May 1981.
- [5] Component Data Catalog, Intel Corporation, Santa Clara, CA, 1982.
- [6] Z80 Microcomputer Data Book, Mostek Corp., Carrollton, TX, 1981.
- [7] <u>Electronic Device Division Data Catalog</u>, Rockwell International, Anaheim, CA, 1981.
- [8] Microprocessor Data Manual, Motorola Inc., Austin, TX, 1981.
- [9] J. P. Anderson, "A note on some compiling algorithms," Comm. ACM, vol. 7, no. 3, pp. 149-150, Mar. 1964.
- [10] I. Nakata, "On compiling algorithms for arithmetic expressions," Comm. ACM, vol. 10, no. 8, pp. 492-494, Aug. 1967.
- [11] N. M. Brenner, "Fast Fourier Transform of externally stored data," IEEE Trans. Audio Electroacoust., vol. AU-17, no. 2, pp. 128-132, June 1969.
- [12] P. S. Naidu, "FFT of externally stored data," IEEE Trans. Acoust., Speech, and Signal Processing, vol. ASSP-26, no. 5, pp. 473, 1970.
- [13] J. O. Eklundh, "A fast computer method for matrix transposition," IEEE Trans. Computers, vol. C-21, no. 7, pp. 801-803, July 1972.
- [14] P. S. Naidu, "Fast matrix transpose computer implementation," Signal Processing, North Holland Publishing Company, pp. 457-459, Mar. 1982.
- [15] H. Nawab and J. H. McClellan, "Bounds on the minimum number of data transfers in WFTA and FFT programs," IEEE Trans. Acoust., Speech and Signal Processing, vol. ASSP-27, no. 4, pp. 394-398, Aug. 1979.
- [16] M. J. Flynn, "Very high-speed computing system," IEEE Proc., vol. 54, no. 12, pp. 1901-1909, Dec. 1966.

- [17] Peter M. Kogge, The Architecture of Pipelined Computers, New York: McGraw-Hill, Inc., 1981.
- [18] J. L. Pfaltz, <u>Computer Data Structures</u>, New York: McGraw-Hill, Inc., 1977.
- [19] L. R. Morris, "Automatic generation of time efficient digital signal processing software," IEEE Trans. Acoust., Speech and Signal Processing, vol. ASSP-25, no. 1, pp. 74-79, February 1977.
- [20] A. V. Oppenheim and R. W. Schafer, <u>Digital Signal Processing</u>, Englewood Cliff, NJ: Prentice-Hall, 1975.
- [21] L. R. Rabiner and B. Gold, <u>Theory and Application of Signal</u> <u>Processing</u>, Englewood Cliff, NJ: Prentice-Hall, 1975.
- [22] J. Mick and J. Brick, <u>Bit-Slice Microprocessor Design</u>, New York: McGraw-Hill, Inc., 1980.
- [23] G. J. Myers, <u>Digital System Design with LSI Bit-Slice Logic</u>, New York: Wiley Interscience, 1980.
- [24] D. E. White, <u>Bit-Slice Design</u>: Controller and ALUS, New York: Garland STPM Press, 1981.