

Citation for published version: Qin, Y, Yang, Y, Li, S, Huang, Y, Tan, S-C & Hui, SYR 2019, 'A High Efficiency DC/DC Converter for High Voltage Gain High Current Applications', IEEE Journal of Emerging and Selected Topics in Power Electronics. https://doi.org/10.1109/JESTPE.2019.2908416

DOI: 10.1109/JESTPE.2019.2908416

Publication date: 2019

Document Version Peer reviewed version

Link to publication

© 2019 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other users, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works.

University of Bath

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

A High Efficiency DC/DC Converter for High Voltage Gain High Current Applications

Yaxiao Qin, Yun Yang Member, IEEE, Sinan Li Member, IEEE, Ying Huang Member, IEEE, Siew-Chong Tan Senior Member, IEEE, and Shu Yuen (Ron) Hui Fellow, IEEE

Abstract— A new class of high-voltage-gain DC-DC converters for high efficiency and transformer-less DC-DC applications where large voltage step-up ratios are required, is presented in this paper. The converter is derived from the hybrid integration of a switched-capacitor converter and a boost converter. It features high step-up voltage conversion ratio with a moderate duty cycle; non-pulsating input current; low voltage stress on all of the switches; easy implementation of control and driving circuits; scalability for high current high-power applications; and low cost due to reduced components via combination of a two-stage converter into a single-stage converter. Full soft-charging operation and minimal device voltage stresses are achieved under all operating conditions. Steady-state operations of the converter are comprehensively analyzed. A 300 W prototype of a 19-time converter achieving the peak efficiency of 96.1% is built. Both simulation and experimental results validating the theoretical analysis and operation of the converter are provided.

Index Terms—High frequency hybrid converter, high voltage conversion ratio, low cost, high efficiency, low voltage stress, DC microgrids.

I. INTRODUCTION

With high penetrations of distributed generations (DGs) based on renewable energy sources (RES), the traditional power grid architecture, consisting of large power generation plants, transmission and distribution networks, shall be replaced by several microgrids in an inter-grid scenario [1]. For example, DC microgrids are applicable in commercial building applications, data centers, automotive, aerospace and shipboard systems [1-7]. These applications coordinate motor drives, lighting systems, and energy storage systems using a DC bus for power distribution. To make sure these DC voltage buses feeding low voltage loads like data centers with high power quality and energy efficiency, a high-gain high-efficiency DC/DC converter is required.

DC/DC buck converter, gaining the merits of low number of active switches and passive components, is conventionally adopted to perform the step-down conversion. However, the efficiency of the DC/DC buck converter drops significantly for extremely large duty cycle. Normally, the voltage gain of conventional buck DC/DC converter is limited due to the large power losses at high voltage gain [4-5]. Therefore, they are not suitable for high-voltage-gain applications. A two-stage converter comprising two buck converters that are connected in cascade has been proposed to achieve a high voltage gain [8]. However, a set of synchronized controllers would be required to control the respective active switching devices of the two stages of the converter, so that the beat-frequency phenomenon may be avoided. This causes complexity in the design of the controller [8]. In addition, instability can easily occur when input voltage and load conditions varied [9].

One promising non-isolated DC/DC converter that can provide a high voltage gain with a high efficiency is switchedcapacitor (SC) based converter [10-18]. It is easy for SC converter to achieve small size and high-power density because of the absence of magnetic components [19-29]. Several popular high-voltage-gain SC converters (series-parallel converters, Fibonacci (FIB) SC converters, and Dickson SC converters, etc.) are reported in previous literatures [30-36]. Normally, the SC converter cannot simultaneously achieve good line and load regulation, and high efficiency [37-40]. If an accurate regulation is desired, the efficiency will be severely sacrificed [42-44]. Two-stage DC/DC conversion can be adopted to solve the regulation issue and also further increase voltage gain. Because of regulation issue and achieving high voltage gain without large number of components, conventional buck converter is adopted as second stage due to its low component count and simple operation. Besides, buck converter with multi-phase operation can have high current capability in high power applications. Therefore, one common solution to solve the regulation issue and also further increase voltage gain is to use two-stage DC/DC conversion, which consists of a high voltage gain SC converter stage followed by a multi-phase buck converter stage for achieving high voltage gain, high current capability and good regulation [45-52]. Fig.1 shows the system architecture of this two-stage converter topology. The first stage is an unregulated switched-capacitor (SC) based converter. The second stage is a regulated high-frequency multi-phase DC-DC buck converter. As discussed in [46-48], an idealized model for a two-port switched-capacitor based DC-DC converter is made up of an ideal transformer with a turns ratio equal to the no-load conversion ratio, and an output resistance. The high voltage gain can be mainly achieved by the first stage converter while the accurate regulation and fast response can be realized by the second stage. Despite its advantages, this architecture suffers two major drawbacks: (i) there are many active and passive components in the two-stage converter, thus leading to a higher bill of materials (BOM) cost. (ii) with two switching stages (and higher switching losses due to more active switching devices used), the two-stage converter can significantly degrade

efficiency.

Recently, hybrid single-stage converters have been proposed in [53] and [54] to achieve a high-voltage-gain step-down voltage conversion with reduced component count compared with two-stage converters. In the topology proposed in [53], a high conversion ratio with continuous input current is achieved and a novel resonant topology of step-down converter is proposed in [54]. However, a high voltage gain will lead to high power losses on the leakage inductors in these converters with single-stage structure.



Fig. 1. Traditional two-stage high voltage gain DC/DC converter

In this paper, a high efficiency hybrid transformer-less DC/DC converter for high voltage gain and high current applications is proposed. The buck converter stage and SC converter stage are integrated into one stage with much fewer active switches and simpler gate driving circuits. The proposed hybrid DC/DC converter can achieve lossless regulation while maintaining both high efficiency and low cost. It features high step-down voltage conversion ratio with a moderate duty cycle; low voltage stress on all of the switches; easy implementation of control and driving circuits; scalability for high current and high-power applications; low cost due to reduced components via combination of a two-stage converter into single-stage converter. Interleaving control is adopted in the proposed converter to reduce the current ripple. Simulation and experimental results are shown to verify the functionality and demonstrate the superior performance of the proposed converter.

II. SYSTEM CONFIGURATION AND OPERATION PRINCIPLE OF THE PROPOSED DC-DC CONVERTER

In this section, descriptions of the system architecture and the modular structure of the proposed DC-DC switched-capacitorbuck converter are firstly given. The operating principle of the proposed converter is then discussed.

A. System Level Topology and Modular Structure

The topology of the proposed hybrid modular switchedcapacitor-boost converter with high voltage gain is shown in Fig. 2. The analysis of the converter is based on the following assumptions.

- 1) All of the switching devices used in the proposed converter are ideal.
- 2) All input capacitors, DC flying capacitors and output capacitors have sufficiently large capacitance that will keep their holding voltages to be relatively constant throughout the operation, i.e., the voltage variation across the capacitors is neglected. Thus, these

capacitors can be simply regarded as ideal voltage sources.

- 3) Compared with the conduction time of each active switch, the dead-time between the turning on of one switch and the turning off of a complementary switch, is very small and thus can be neglected. Therefore, to simply the analysis of circuit operation, no dead-time is considered.
- 4) When the proposed converter is working under steady state, the switching frequencies of all the switches in each module are the same.

The proposed converter comprises configurable *N* modules of switched-capacitor-boost circuits. Except for the first module which has no flying capacitor C_{B0} , all modules have two complementary MOSFETs, i.e., one flying MOSFET Φ_i (*i*=0, 1, 2, 3, ..., *N*-1) and one bottom MOSFET $\bar{\Phi}_i$ (*i*=0, 1, 2, 3, ..., *N*-1), one power inductor L_i (*i*=0, 1, 2, 3, ..., *N*-1), one input capacitor C_i (*i*=0, 1, 2, 3, ..., *N*-1), and one flying capacitor $C_{B(i)}$ (*i*=1, 2, 3, ..., *N*-1). Fig. 3 shows each module of switchedcapacitor-boost circuit configuration in the proposed converter.

Here, v_{IN} and v_{OUT} are the input voltage and the output voltage of the proposed converter; $v_{\text{B}(i)}$ (i=1, 2, 3, ..., N-1) are the voltages across the DC flying capacitors $C_{\text{B}(i)}$ (i=1, 2, 3, ss..., N-1) respectively and i_{Li} (i=0, 1, 2, 3, ..., N-1) are the inductor currents corresponding to $L_i(i=0, 1, 2, 3, ..., N-1)$ respectively. The duty ratios of the flying MOSFETs Φ_i (i=0,1, 2, 3, ..., N-1) are denoted as d_i (i=0, 1, 2, 3, ..., N-1), while the complementary duty ratios of the bottom MOSFETs $\overline{\Phi}_i$ (i=0, 1, 2, 3, ..., N-1) are denoted as $\overline{d_i}$ (i=0, 1, 2, 3, ..., N-1).

Apparently, $d_i + \overline{d_i} = 1$.

To ensure voltage-second balance of all the inductors L_i (*i*=0, 1, 2, 3, ..., *N*-1), the following equations to describe the steady-state operation can be derived.

$$\begin{cases} V_{\rm IN} = \left[V_{\rm B(i+1)} - V_{\rm B(i)} \right] D_i & . \\ V_{\rm B(N)} = V_{\rm OUT} & (i = 0, 1, 2, \dots, N-1) \\ V_{\rm B0} = 0 & . \end{cases}$$
(1)

Based on (1), the voltage gain M_{Boost} of the proposed converter during steady-state operation can be derived as

$$M_{\text{Boost}} = \frac{V_{\text{OUT}}}{V_{\text{IN}}} = \sum_{i=1}^{N} \left(\frac{1}{D_i} \right) \quad (i = 1, 2, 3, ..., N)$$
(2)

To ensure charge balance of all flying capacitors $C_{B(i)}$ (*i*=1, 2, 3, ..., *N*-1), the following steady state equation can be derived as

$$I_{L0}D_0 = I_{L1}D_1 = I_{L2}D_2 = \dots = I_{L(N-1)}D_{N-1}$$
(3)

From (3), one can see that if the duty ratios of all flying MOSFETs are the same, then the steady-state current of each inductor will also be the same.

In general applications, the inductor currents are evenly distributed to achieve the merits of (i) modular design of the modules, which reduces the complexity of power converter system design; (ii) even thermal distribution. It is desirable to have even thermal distribution within the converter without having any hot spots. This means that the power stresses will be evenly distributed among the devices. It allows the converter to achieve maximum power delivery under a given thermal condition.

Therefore, the steady-state duty ratios D_i (*i*=0, 1, 2, 3, ..., *N*-1) of all flying MOSFETs are set the same such that

$$D_0 = D_1 = D_2 = \dots = D_{N-1} = D_{\text{Boost}} = D$$
(4)

where D_{Boost} or D is the unified duty ratio of the flying MOSFETs for achieving even current sharing condition.

Substitute (4) into (2),

$$M_{\text{Boost}} = \frac{V_{\text{OUT}}}{V_{\text{IN}}} = \frac{N}{D_{\text{Boost}}}$$
(5)

The voltage gain described in (5) is similar to that of a simple duty-cycle controlled N-phase boost converter that is embedded with a 1:N ratio switched-capacitor converter.

B. Operation Principle

To get maximum efficiency in conventional boost converters, the duty cycle should be close to 0.5 [4]. According to the design guideline in [55], the maximum duty cycle and the minimum duty cycle are both limited to achieve the optimization of the converter based on efficiency, cost, and volume. Therefore, the number of N could be calculated based on (5). In this study, the converter with four modules (N=4) is selected to illustrate the general operating principle. The optimization of the inductors, capacitors and power switches will be given in next section.

The converter with four modules (*N*=4) operating in steadystate operation is shown in Fig. 4(a), where the flying MOSFETs Φ_0 and Φ_2 are driven by signal PWM1, while Φ_3 and Φ_4 are driven by PWM2 that is out of phase with PWM1. Fig. 4(b) shows the corresponding timing diagram of the converter. Fig. 5 shows the equivalent circuits of the three operating states of the proposed converter.



Fig. 2. System level configuration of the proposed converter.



Fig. 3. Circuit configuration of each switch-capacitor-circuit module of the proposed converter.

In state I, all switches driven by PWM 1 are "ON" and all switches driven by PWM 2 are "OFF". Thus all switches driven by complementary of PWM 1 are "OFF" and all switches driven by complementary of PWM 2 are "ON". $V_{\rm IN}$ charges the flying capacitor $C_{\rm B2}$ through inductor L_1 , and output capacitor $C_{\rm OUT}$ through inductor L_3 , respectively, as illustrated in Fig. 5(a). Concurrently, the flying capacitors $C_{\rm B1}$ and $C_{\rm B3}$ are discharging to $C_{\rm B2}$ and $C_{\rm OUT}$, respectively. In the meantime, inductors L_0 and L_2 are both charged by V_{IN} and energy is stored in these two inductors. The load is supplied by the voltage across C_{OUT} .

In state II, all switches driven by PWM 1 are "OFF" and all switches driven by PWM 2 are "ON". Thus all switches driven by complementary of PWM 1 are "ON" and all switches driven by complementary of PWM 2 are "OFF". V_{IN} charges the flying capacitor C_{B1} through inductor L_0 , and the flying capacitor C_{B3} through inductor L_2 , respectively, as illustrated in Fig. 5(b). Concurrently, the flying capacitors C_{B2} and C_{OUT} are discharging to C_{B3} and the load, respectively. In the meantime, inductors L_1 and L_3 are charged by V_{IN} and energy is stored in these two inductors.

In state III, all switches driven by PWM 1 are "OFF" and all switches driven by PWM 2 are "OFF". Thus all switches driven by complementary of PWM 1 are "ON" and all switches driven by complementary of PWM 2 are "ON". Since all of the flying MOSFETs are turned off, the flying capacitors are neither charging nor discharging. The inductor $L_0 - L_3$ are all charged by $V_{\rm IN}$ and energy is stored in these inductors. Concurrently, the load is supplied by the voltage across $C_{\rm OUT}$, as illustrated in Fig. 5(c).

According to (4), assuming that the steady-state duty ratios D_i (*i*=0, 1, 2, 3) of all flying MOSFETs are set the same and equal to D to achieve even current sharing condition of all the inductors L_0 - L_3 , the following equations for the steady-state operation can be derived.

$$\begin{cases} (V_{\text{OUT}} - V_{\text{B3}}) D = V_{\text{IN}} \\ (V_{\text{B3}} - V_{\text{B2}}) D = V_{\text{IN}} \\ (V_{\text{B2}} - V_{\text{B1}}) D = V_{\text{IN}} \\ V_{\text{B1}} D = V_{\text{IN}} \end{cases}$$
(6)

Then, (6) is further simplified as

$$\begin{cases}
V_{B1} = \frac{V_{IN}}{D} \\
V_{B2} = 2 \cdot \frac{V_{IN}}{D} \\
V_{B3} = 3 \cdot \frac{V_{IN}}{D} \\
V_{OUT} = 4 \cdot \frac{V_{IN}}{D}
\end{cases}$$
(7)

According to (7), different DC flying capacitors $C_{B(i)}$ (*i*=1, 2, 3) have different DC voltage offset $V_{B(i)}$ (*i*=1, 2, 3) in this converter, which is similar to that of traditional switched-capacitor based converters.

Based on (7), the voltage gain M of the proposed converter with four modules (N=4) during steady-state operation can be derived as

$$M = \frac{V_{\text{OUT}}}{V_{\text{IN}}} = \frac{4}{D}$$
(8)

which matches (2) for the case N=4.

From the operation principle illustrated above, every flying capacitor is always being softly charged or softly discharged during the operation [56], thereby minimizing the effect of the power loss of the converter due to voltage ripple fluctuation of the flying capacitors. This is due to the hybrid structure of the proposed converter that couples the boost inductor into the switched-capacitor stage. This critical feature will eliminate the inrush current in traditional switched-capacitor based converters. Therefore, the inherent charge sharing losses during the charging and discharging processes of capacitors, are avoided. For this reason, the soft-charging of the proposed hybrid converter is ensured regardless of the tolerance of flying capacitors.

With four modules (N=4), the proposed converter is equivalent to a 4-phase interleaved boost converter embedded with a 1:4 switched capacitor converter. Therefore, the smallsignal plant model of the proposed converter can be simply modelled as a conventional boost converter cascaded by a 1:4 gain. The controller design is thus quite similar to that of the (4phase interleave) boost converter and is well documented in literature [57]. This converter can be obtained by inverting the power flow direction of a multiphase version of the series capacitor buck converter as reported in [59], where voltage regulator (VR) and point of load applications are the main research objectives.

C. Interleaving Operation

To cancel out the input current ripple, interleaving control is adopted in the proposed converter. With a proper management of gate driving signals, the proposed four-module converter with 360/4 degree interleaving between each module can be realized. The timing diagram of the flying MOSFET Φ_i (*i*=0, 1,

2, 3) gate signals for perfect interleaving operation is shown in Fig. 6. This circuit can be considered as a combination of 4-phase interleaved traditional boost converter and a four-module switched capacitor converter. This will achieve 4-phase input current ripple cancellation and significantly reduces the input current ripple. Therefore, the current stress on the input capacitor can be reduced, and the huge input capacitor bank typically required to buffer the large input current ripple can be eliminated.

D. Duty Ratio Limitation

According to the operation principle, for the proposed converter with configurable N modules, it is obvious that the neighboring on-time of the flying MOSFETs cannot be overlapped, i.e.,

$$D_{i-1} + D_i \le 1 \qquad (i = 0, 1, 2, \dots, N-1) \tag{9}$$

$$D_i \le 0.5 \quad (i=0,1,2,...,N-1)$$
 (10)

which means the duty ratios of the flying MOSFETs of the proposed converter must be less than 0.5. Substitute (10) into (2),

$$V_{\rm OUT} \ge 2NV_{\rm IN} \tag{11}$$

Apparently, the minimum output voltage of the proposed converter is $2NV_{IN}$ for the boundary case of D_i (*i*=0, 1, 2, 3, ..., *N*-1).

Normally, the voltage conversion ratio of conventional boost DC/DC converter is limited to five times because of the large power losses at the extreme duty cycle condition with high

voltage gain [4]. Therefore, according to (5), the maximum output voltage of the proposed converter is $5NV_{\rm IN}$ in practical sense. Hence, the output voltage range of the proposed converter is from $2NV_{\rm IN}$ to $5NV_{\rm IN}$.



Fig. 4. (a) The proposed converter with four modules (N=4) and (b) its timing diagram



Fig. 5. Equivalent circuits of the three different operating states for each phase.



Fig. 6. Timing diagram of the flying MOSFET Φ_i (*i*=0, 1, 2, 3) gate signals with perfect interleaving operation on proposed converter with four modules(*N*=4).

III. CIRCUIT DESIGN AND OPTIMIZATION

A. Selection of the Power Components

Five parameters are necessary to initiate a converter design: Input voltage (V_{IN}), output voltage (V_o), maximum output current (I_{O_MAX}), the number of modules in the converter (N), and the switching frequency (f_s). With these given parameters, the components' design and optimization can be completed, as illustrated in the following.

i. Inductor:

Assuming that the switches of the converter are all ideal, the inductance of each module can be calculated from

$$L = \frac{V_{IN} \cdot (1-D)}{\Delta I_L \cdot f_s}$$
(12)

where inductor current ripple $\Delta I_L = \alpha \cdot I_O_{MAX}$, and

 α is typically chosen as 0.2~0.3.

ii. Flying Capacitor:

Due to the special structure of the proposed converter, the voltage ripple across all of the flying capacitors are the same if the flying capacitance of each module is the same.

Assuming that the current ripple of each inductor L_i (*i*=0, 1, 2, 3, ..., *N*-1) is neglected, the capacitance of flying capacitor in each module can be calculated from

$$C = \frac{P_{OUT_MAX} \cdot D}{\Delta V_C \cdot V_{IN} \cdot N \cdot f_s}$$
(13)

where ${}^{\Delta V_c}$ is the voltage ripple across each flying capacitor $C_{B(i)}$ (*i*=1, 2, 3, ..., *N*-1). The capacitance of the flying capacitor is determined by the desired voltage ripple, number of modules, duty cycle of flying active switches, input current at full load and switching frequency. To obtain a higher efficiency, the voltage ripple should be as low as possible. A proper value of the flying capacitor will improve the efficiency.

According to (13), the flying capacitor is calculated to be around 47 μ F given a peak-to-peak capacitor voltage ripple of 1.33 V. This voltage ripple is negligible to their DC value, so that the flying capacitors can be effectively regarded as a constant voltage source/sink. In most DC-DC converter topologies, the electrical characteristics like power losses, input and output impedance, etc, are often associated with the capacitor values. The low equivalent-series-resistance (ESR) Class-II multi-layer ceramic capacitors (MLCCs) can be used to achieve low voltage ripple across the DC flying capacitors. In addition, class-II MLCCs can usually offer high capacitance per volume to achieve higher power density. In this hardware prototype, class-II (e.g., X7R, X6S, etc.) high current rating MLCC capacitors are used as flying capacitors. If the current rating of one capacitor chosen cannot meet the current requirement, then more capacitors can be used in parallel. In this prototype, ten 4.7 μ F MLCCs are used in parallel to obtain the required total 47 μ F capacitance for each module. The current rating of each MLCC is 3A. As illustrated previously, different DC flying capacitors $C_{B(i)}$ (*i*=1, 2, 3, ..., *N*-1) have different DC voltage offset in this converter. If the capacitance for each flying capacitor is kept the same, those capacitors with higher DC voltage offset may be of larger size.

iii. Switch:

Basically, the maximum voltage of all switches can be determined using a scaling function of N. The current ratings of all switches can be determined by its corresponding inductor peak current, as shown in Table I.

In a Dickson based step-up switched-capacitor converter (SCC) topology [16], all switching devices are only seeing either V_{OUT}/N or $2(V_{OUT}/N)$ during normal operation, which means they require only low voltage rating MOSFETs with better figure of merits (FOMs). Similarly, one of the key enabler for the proposed hybrid converter is the opportunity to use low voltage rating MOSFETs with better FOMs. At any switching state, all of the OFF switches are always clamped at either V_{OUT}/N or $2(V_{OUT}/N)$ (for step-up/boost case) by the DC flying capacitors and input/output capacitors. This ensures the reliable use of low voltage rating devices with minimal voltage stresses and superior FOMs. Existing solutions are all using high-performance silicon-based MOSFETs instead of GaN MOSFETs. Therefore, for a fair comparison, silicon-based MOSFETs are chosen for the hardware prototype.

In the case when there are N modules embedded in the converter and thus the conversion ratio is equal to N/D, the total device number is 2N, including N flying MOSFETS Φ_i (*i*=0, 1,

2, 3, ..., *N*-1) and *N* bottom MOSFETs $\overline{\Phi}_i$ (*i*=0, 1, 2, 3, ..., *N*-1).

Table I. VOLTAG	E STRESS AND	CURRENT	STRESS OF	SWITCHES

MOSFET	Voltage Stress	Current Stress
$arPsi_{ m N-1}$	$(V_{\rm OUT}/N)$	Peak of $I_{L(N-1)}$
Φ_i (<i>i</i> =0, 1, 2,, <i>N</i> -2)	2(V _{OUT} /N)	Peak of I_{Li} (<i>i</i> =0, 1, 2,, <i>N</i> -2)
$\overline{\Phi_{l}}(i=0, 1, 2,, N-1)$	(V _{OUT} /N)	Peak of I_{Li} (<i>i</i> =0, 1, 2,, <i>N</i> -1)

Due to the better utilization of switches in the topology as shown in Table I and the full leverage of the superior FOMs of low voltage rating MOSFETs, this topology is particularly compelling for high-voltage gain, high current applications. Based on the calculated values of the components illustrated above, real components of hardware prototype are selected for the optimization of the proposed converter.

B. Design of the Gate Driving Architecture

In the case when there are N modules embedded in the

converter, *N* high-side and *N* low-side MOSFETs are needed. The design of the gate drivers for the low-side MOSFETs are straightforward as all MOSFETs are sourced to the common ground. Gate driving for the four high-side MOSFETs are challenging, as the conventional transformer-based gate driving techniques are bulky, and the conventional bootstrap circuit will lead to uneven gate driving voltage (as the high-side MOSFETs are stacked up in a series configuration) and/or may require a dedicated startup sequence of the MOSFETs before the bootstrap capacitors can be charged up.

The proposed gate driving circuit for the high-side MOSFETs are shown in Fig. 7. It is a simple and scalable charge pump circuit and designed to generate bias power for each floating MOSFET. The proposed charge pump circuit utilize two small capacitors (C_1 and C_2), three diodes ($D_1 - D_3$), and two transistors Q_1 and Q_2 . The capacitors are used to transfer energy to the floating high-side switch from a single power supply V_{drive} referred to the ground. Schottky diodes are used for $D_1 - D_3$ because of their low voltage drops and less conduction losses. Q_1 and the high side MOSFET are driven by two complementary signals, \overline{PWMx} and PWMx, respectively. Q_2 is turned on/off automatically as Q_1 is turned off/on.



Fig. 7. Proposed gate driving method for high side MOSFETs (per module).

IV. SIMULATION AND EXPERIMENTAL RESULTS

Simulation has been conducted to verify the performance of the proposed hybrid DC/DC converter with four modules (N=4)in the interleaved operation. The parameters used in the simulation is shown in Table II. The input voltage of the prototype is 2.5 V. The output voltage is 48 V, which is a typical DC bus voltage for low voltage DC micro-grids. The full output power is 300 W. Fig. 8(a) shows the current waveforms of L_{l} - L_4 at full load (300 W output power). Fig. 8(b) shows voltage across FET Φ_3 and $\overline{\Phi_3}$. Fig. 8(c) shows the output voltage and voltage waveforms of capacitors C_{B1} - C_{B3} . With an output voltage of 48 V, the average voltage on C_{B1} - C_{B3} are 12 V, 24 V and 36 V respectively, as expected in (7). The input current at full load are also simulated, as shown in Fig. 8(d). According to Table I, the maximum voltage stress on FET Φ_3 and $\overline{\Phi_3}$ is 12 V, which matches the simulated result. Fig. 8(e) shows the simulated input current waveform in the non-interleaved operation under the same operating condition. From the simulated results shown in Fig. 8 (d) and (e), one can see that

under the same operating condition, input current ripple is about 6 A in the non-interleaved operation while the input current ripple can be reduced to as low as 0.8 A in the interleaved operation. Therefore, due to the interleaved operation, the input current ripple has been reduced a lot.

To validate the operating principle and design of the proposed hybrid DC/DC converter, one prototype with N=4, i.e. four modules enabled, as shown in Fig. 9, has been built. The prototype consists of two PCB boards, namely, a DSP control board, a power stage board. And the power stage board consist of six modules. With four modules enabled and other two modules disabled, the board can work in a four-module operation. A detailed list of components used in the hardware prototype is shown in Table III. The closed-loop digital controller is implemented using DSP TMS320F28335. The MOSFETs used are BSC009NE2LS5. The rated voltage of the MOSFET is 30 V, and the turn-on resistance is below $1m\Omega$. The MOSFET drivers and control logic circuitries can be further fabricated and integrated into a semiconductor chip to offer a more compact solution. The test condition is same as that in the simulation, as shown in Table II.

Fig. 10 shows the measured voltage and current waveforms of the proposed converter during steady-state non-interleaved operation, as illustrated in previous section II (B). Fig. 10(a) shows the measured PWM signal and the complementary PWM signal of flying MOSFETs Φ_0 . Other three PWM signals of flying MOSFETs Φ_i (*i*= 1, 2, 3) are the same as PWM signal of flying MOSFETs Φ_0 . Fig. 10(b) shows the measured waveforms of voltages on capacitors C_{B1} - C_{B3} and output voltage V_{OUT} . As shown, the average voltage on C_{B1} - C_{B3} are 12 V, 24 V and 36 V respectively, which match the analytical results. Fig. 10(c) and (d) show the current waveforms of L_0 - L_3 . Fig. 10(e) shows the waveforms of the drain-to-source voltage across device Φ_1 and $\overline{\Phi_1}$. The above results show that the operation of proposed converter matches the analytical results.

Fig. 11 shows the measured voltage and current waveforms of the proposed converter during steady-state interleaved operation, as illustrated in previous section II (C). Fig. 11(a) shows the measured PWM signals of four flying MOSFETs Φ_i .

(*i*=0, 1, 2, 3). Fig. 11(b) shows the measured waveforms of voltages on capacitors C_{B1} - C_{B3} and output voltage V_{OUT} . As shown, the average voltage on C_{B1} - C_{B3} are 12 V, 24 V and 36 V respectively, which match the analytical results. Fig. 11(c) shows the current waveforms of L_0 - L_3 . Fig. 11(d) shows the waveforms of the drain-to-source voltage across device Φ_1 and $\overline{\Phi_1}$. The above results show that the proposed converter can achieve 4-phase interleaved operation to improve cancellation of input current ripple. This matches the simulated results.

Fig. 12 shows the measured voltage and current waveforms of the proposed converter during transient step-load operation with a closed-loop controller. A closed-loop voltage mode controller is utilized. The waveforms of load current, output voltage and PWM signal of MOSFET Φ 1 are measured. The fluctuation of output voltage is about 0.6 V when the load step change from 150 W to 300 W. There is no oscillation at the

output voltage. The above results show that the proposed converter can achieve smooth output transient response.

Both results of measured efficiency and calculated efficiency of the proposed converter in the interleaved operation are plotted as shown in Fig. 13. To get the most accurate measured results, Fluke multimeters in high-resolution mode are used to measure the input voltage, output voltage and input current. Chroma programmable loads are used to measure the output current. As shown in Fig. 13, the measured peak efficiency of the converter is 96.1% while the calculated peak efficiency is 96.5%. The measured full load efficiency of the converter is 94.1% while the calculated full load efficiency is 95.2%. It can be seen that there is a slight discrepancy between the calculated efficiencies and the measured efficiencies. This is attributed to non-accurate conduction resistance given in the datasheets of components and unknown PCB resistance. Fig. 14 shows the calculated power loss breakdown of MOSFETs at output voltage of 48 V and output power of 300 W in the interleaved operation.

Table II. PARAMETERS USED IN THE SIMULATION

Description	Items	Values
Input Voltage	V_{IN}	2.5 V
Output Voltage	V_{OUT}	48 V
Output Power	P_{OUT}	300 W
Flying Capacitor	C_{B1-B3}	47 μF
Inductor	L ₀₋₃	2 <i>µ</i> H
Resistor Load	R _{OUT}	7.68 Ohm
Switching Frequency	F_{SW}	100 kHz

Table III.	COMPONENTS	USED IN THE	PROTOTYPE
------------	------------	-------------	-----------

Description	Part#		
Digital Controller	TMS320F28335		
Flying Capacitor CB3	C3216X7R1H475K160AC		
Flying Capacitor CB2	C3216X7R1H475K160AC		
Flying Capacitor CB1	C3216X7R1H475K160AC		
Inductor	744323020 (0.2 µH)		
Switching Device	BSC009NE2LS5		
Level Shifter	ADUM5240		
Gate Driver	LTC4440		





(c) Converter Capacitor C_{B1} - C_{B3} Voltage and Output Voltage (V)







Fig. 8. (a)-(d) Simulated results of the proposed converter in the interleaved operation with 2.5 V input and 48 V output operating at 300 W; (e) Simulated input current waveform in the non-interleaved operation under the same operating condition.



Fig. 9. Hardware prototype of the proposed converter with four modules enabled.



This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2019.2908416, IEEE Journal of Emerging and Selected Topics in Power Electronics



Fig. 11. Measured operating waveforms in the interleaved operation (a) PWM signals of four flying MOSFETS Φ_i (*i*=0, 1, 2, 3) (b) voltages on capacitors C_{BI} - C_{B3} and output voltage V_{OUT} and (c) current of four inductors L_0 - L_3 (d) drain-to-source voltage across device Φ_I and $\overline{\Phi_1}$.

and $\overline{\Phi_1}$.



Fig. 12. Measured step load operating waveforms.



Fig. 13. Both results of the measured efficiency and calculated efficiency of the proposed converter in the interleaved operation.



Fig. 14. Calculated power loss breakdown of MOSFETs at output voltage of 48 V and output power of 300 W.

V. A COMPARISON OF DIFFERENT HIGH-VOLTAGE-GAIN CONVERTERS

As discussed in the previous section, one common solution

for high-voltage-gain step-up conversion is to adopt two-stage DC/DC conversion, which consists of a high voltage gain SC converter stage followed by a conventional multi-phase boost converter stage for concurrently achieving high voltage gain, high current capability and good regulation. Fig. 15(a) shows a typical two-stage solution with high-voltage-gain step-up conversion in high current and high-power applications. The first stage is a 1:4 switched-capacitor converter and the second stage is a 4-phase boost converter. This two-stage converter is conventional for high voltage gain and high-power applications. The 4-phase operation in boost converter can realize accurate regulation with fast response, and easily handle high power and high current stresses as compared with singlephase boost operation [58]. The proposed converter with the same voltage gain and the same power rating is given to have a fair comparison with the two-stage solution, as shown in Fig. 15(b). With the same voltage gain and the same power rating, there are altogether 18 active switches in the two-stage solution while there are 8 active switches in the proposed hybrid converter. As the proposed converter is derived from the hybrid integration of the switched-capacitor converter and the boost converter, and many active switches of the two separate stages are merged together, all the active switches of the switchedcapacitor converter stage are saved, leading to a lower bill of materials (BOM) cost. In addition, with only one group of active switches (due to one switching stage) and lower switching losses (due to fewer switching devices used), the proposed hybrid single-stage converter can achieve a significantly improved efficiency. Besides, the performance of the proposed converter is compared with that of other singlestage converters [51-54], as shown in Table. IV. It is shown that the proposed converter can achieve a higher efficiency even at a higher voltage gain.



Fig. 15. (a) Typical two-stage solution with high-voltage-gain step-up conversion in high current and high-power applications. (b) Proposed converter.

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2019.2908416, IEEE Journal of Emerging and Selected Topics in Power Electronics

The converter in	Voltage Gain (times)	Output Power (W)	Switching Frequency (kHz)	Peak Efficiency (%)	Switch	Transfor mer?	Low voltage stresses?	Scalability
[51]	15	2000 W	100	90%	10	Yes	No -	Medium
[52]	15	2000 W	100	92%	8	Yes		Medium
Proposed	15	2000 W	100	96.9%*	8	No	Yes	Very good
[53]	16.6	100 W	100	90%	4	Yes	No	Poor
Proposed	16.6	100 W	100	96.7%*	8	No	Yes	Very good
[54]	16.6	300 W	100	94.5%	1	Yes	No	Poor
Proposed	19	300 W	100	96.1%	8	No	Yes	Very good
Cascaded boost	19	300 W	100	92.0 %	10	No	No	Medium

Table IV. COMPARISONS FOR DIFFERENT HIGH-VOLTAGE-GAIN CONVERTERS

*Estimated based on loss model

VI. CONCLUSIONS

This paper presents a new class of high frequency DC-DC converter for high efficiency transformer-less DC-DC application where large voltage step-down ratios are required.

All of the features can be concluded as follows.

1) Regulated high step-down voltage conversion ratio with a moderate duty cycle.

2) High efficiency due to fewer MOSFETs in the merged single stage and utilization of low-voltage high-performance switching devices, thus suitable for high frequency operation.

3) Non-pulsating current and reduced current ripple due to interleaved operation.

4) Relatively low overall cost due to hybrid structure with fewer MOSFETs and combination of two-stage converter into single-stage converter.

5) Inherent modular structure and scalability for high current high power application.

6) Reduction of the current and voltage spike problems and EMI issues due to full soft charging operation of the flying capacitors

Steady-state operations of the proposed converter were analyzed in the paper. A prototype of a 2.5 V-to-48 V 300 W converter was designed and built to demonstrate the advantages of the proposed topology, and it achieved a peak efficiency of 96.1%. Both simulation and experimental results validated the theoretical analysis.

The proposed converter can be widely used as an interface for renewable energy systems in DC micro-grids. The proposed converter also shows great potential in high voltage gain, high current and high power applications. Therefore, the proposed hybrid converter can be applied to a broad range of power conversion utilizations.

REFERENCES

[1] J. M. Guerrro, J. C. Vasquez, J. Matas, L. G. de Vicuna, and M. Castilla, "Hierarchical control of droop-controlled AC and DC microgrids—a general approach toward standardization," *IEEE Tran. Ind. Electron.*, vol. 58, no. 1, pp. 158—172, Jan. 2011.

[2] Y. Yang, K. T. Mok, S. C. Tan, and S. Y. R. Hui, "Nonlinear dynamic power tracking of low-power wind energy conversion system," *IEEE Tran. Power Electron.*, vol. 30, no. 9, pp. 5223–5236, Sept. 2015.

[3] Y. Huang, Y. Mei, S. Xiong, S. C. Tan, C. Tang, and S. Y. R. Hui, "Reverse electrodialysis energy harvesting system using high-gain step-up dc/dc converter," *IEEE Trans. Sustainable Enery.*, Early Access, Jan. 2018.

[4] Y. Huang, S. Xiong, S. C. Tan, and S. Y. Hui, "Non-isolated harmonicsboosted resonant DC/DC converter with high-step-up gain," *IEEE Trans. Power Electron.*, Early Access, Nov. 2017.

[5] Y. Yang, S. C. Tan, and S. Y. R. Hui, "Mitigating distribution power loss of DC microgrids with DC electric springs," *IEEE Trans. Smart Grid*, vol. 9, no. 6, pp. 5897–5906, Nov. 2018.

[6] C. T. Pan and C. M. Lai, "A high-efficiency high step-up converter with low switch voltage stress for fuel-cell system applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 6, pp. 1998–2006, Jun. 2010.

[7] S. Lineykin and S. Ben-Yaakov, "Modeling and analysis of thermoelectric modules," *IEEE Trans. Ind. Electron.*, vol. 43, no. 2, pp. 505–512, Mar.–Apr. 2007.

[8] L. Huber and M. M. Jovanovic, "A design approach for server power supplies for networking applications," in *IEEE Appli. Power Electron. Conf. and Expo. (APEC)*, pp. 1163–1169, Feb. 2000.

[9] X. G. Feng, J. J. Liu, and F. C. Lee, "Impedance specifications for stable dc distributed power systems," *IEEE Trans. on Power Electron.*, vol. 17, no. 2, pp. 157–162, Mar. 2002.

[10] C. Schaef, J. Rentmeister and J. T. Stauth, "Multimode Operation of Resonant and Hybrid Switched-Capacitor Topologies," in *IEEE Transactions on Power Electronics*, vol. 33, no. 12, pp. 10512-10523, Dec. 2018.

[11] C. Schaef, E. Din and J. T. Stauth, "A Hybrid Switched-Capacitor Battery Management IC With Embedded Diagnostics for Series-Stacked Li–Ion Arrays," in *IEEE Journal of Solid-State Circuits*, vol. 52, no. 12, pp. 3142-3154, Dec. 2017.

[12] H. Le, J. Crossley, S. R. Sanders and E. Alon, "A sub-ns response fully integrated battery-connected switched-capacitor voltage regulator delivering 0.19W/mm² at 73% efficiency," *2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers*, San Francisco, CA, 2013, pp. 372-373.

[13] H. Le, S. R. Sanders and E. Alon, "Design Techniques for Fully Integrated Switched-Capacitor DC-DC Converters," in *IEEE Journal of Solid-State Circuits*, vol. 46, no. 9, pp. 2120-2131, Sept. 2011.

[14] K. Li, Y. Hu, and A. Ioinovici, "Generation of the large DC gain step-up non-isolated converters in conjunction with renewable energy sources starting from a proposed geometric structure," in *IEEE Trans. Power Electron.*, vol. 32, no. 7, pp. 5323-5340, July 2017.

[15] G. Wu, X. Ruan, and Z. Ye, "Non-isolated high step-up DC–DC converters adopting switched-capacitor cell," *IEEE Trans. Ind. Electron*, vol. 62, no. 1, pp. 383-393, Jan. 2015.

[16] J. Dickson, "On-chip high-voltage generation in mnos integrated circuits using an improved voltage multiplier technique," *IEEE J. Solid-State Circuits*, vol. 11, no. 3, pp. 374–378, Jun 1976.

[17] M. Chen, K. Li, J. Hu, and A. Ioinovici, "Generation of a family of very high DC gain power electronics circuits based on switched-capacitor-inductor cells starting from a simple graph," in *IEEE Trans. Circuits Syst. I, Reg.*, vol. 63, no. 12, pp. 2381-2392, Dec. 2016.

[18] K. Eguchi, F. Ueno, H. Zhu, T. Tabata and A. Fujiyoshi, "An IC chip of a Dickson-type DC-DC converter with bootstrapped gate transfer switches," in *TENCON 2004*, pp. 77–80, 2004.

[19] J. T. Stauth, M. D. Seeman and K. Kesarwani, "A Resonant Switched-Capacitor IC and Embedded System for Sub-Module Photovoltaic Power Management," in *IEEE Journal of Solid-State Circuits*, vol. 47, no. 12, pp. 3043-3054, Dec. 2012.

[20] Jan S. Rentmeister, Jason T. Stauth, "Multi-Mode Operation of Resonant Switched Capacitor Converters for Optimized Efficiency", *Control and Modeling for Power Electronics (COMPEL) 2018 IEEE 19th Workshop on*, pp. 1-7, 2018.

[21] C. Schaef, E. Din and J. T. Stauth, "10.2 A digitally controlled 94.8%-peak-efficiency hybrid switched-capacitor converter for bidirectional balancing and impedance-based diagnostics of lithium-ion battery arrays," *2017 IEEE International Solid-State Circuits Conference (ISSCC)*, San Francisco, CA, 2017, pp. 180-181.

[22] C. Schaef and J. T. Stauth, "A 3-Phase Resonant Switched Capacitor Converter Delivering 7.7 W at 85% Efficiency Using 1.1 nH PCB Trace Inductors," in *IEEE Journal of Solid-State Circuits*, vol. 50, no. 12, pp. 2861-2869, Dec. 2015.

[23] J. T. Stauth and S. R. Sanders, "Optimum Biasing for Parallel Hybrid Switching-Linear Regulators," in *IEEE Transactions on Power Electronics*, vol. 22, no. 5, pp. 1978-1985, Sept. 2007.

[24] S. Jiang, S. Saggini, C. Nan, X. Li, C. Chung and M. Yazdani, "Switched Tank Converters," in *IEEE Transactions on Power Electronics*.

[25] Y. Li, X. Lyu, D. Cao, S. Jiang and C. Nan, "A 98.55% Efficiency Switched-Tank Converter for Data Center Application," in *IEEE Transactions on Industry Applications*.

[26] Y. Wang, L. Xue, C. Wang, P. Wang and W. Li, "Interleaved High-Conversion-Ratio Bidirectional DC–DC Converter for Distributed Energy-Storage Systems—Circuit Generation, Analysis, and Design," in *IEEE Transactions on Power Electronics*, vol. 31, no. 8, pp. 5547-5561, Aug. 2016.

[27] P. S. Shenoy, M. Amaro, J. Morroni and D. Freeman, "Comparison of a Buck Converter and a Series Capacitor Buck Converter for High-Frequency, High-Conversion-Ratio Voltage Regulators," in *IEEE Transactions on Power Electronics*, vol. 31, no. 10, pp. 7006-7015, Oct. 2016.

[28] P. S. Shenoy, M. Amaro, D. Freeman and J. Morroni, "Comparison of a 12V, 10A, 3MHz buck converter and a series capacitor buck converter," *2015 IEEE Applied Power Electronics Conference and Exposition (APEC)*, Charlotte, NC, 2015, pp. 461-468.

[29] Y. Lei, R. May and R. Pilawa-Podgurski, "Split-Phase Control: Achieving Complete Soft-Charging Operation of a Dickson Switched-Capacitor Converter," in *IEEE Transactions on Power Electronics*, vol. 31, no. 1, pp. 770-782, Jan. 2016.

[30] S. Kiratipongvoot, S. C. Tan, and A. Ioinovici, "Phase-shift interleaving control of variable-phase switched-capacitor converters," in *IEEE Trans. Ind. Electron.*, vol. 60, no. 12, pp. 5575-5584, Dec. 2013.

[31] C. K. Cheung, S. C. Tan, C. K. Tse, and A. Ioinovici, "On energy efficiency of switched-capacitor converters," in *IEEE Trans. Power Electron.*, vol. 28, no. 2, pp. 862-876, Feb. 2013.

[32] K. K. Law, K. W. E. Cheng, and Y. P. B. Yeung, "Design and analysis of switched-capacitor-based step-up resonant converters," in *IEEE Trans. Circuits Syst. I, Reg.*, vol. 52, no. 5, pp. 943-948, May 2005.

[33] Y. Ye, K. W. Eric Cheng, J. Liu, and C. Xu, "A family of dual-phasecombined zero-current switching switched-capacitor converters," in *IEEE Trans. Power Electron.*, vol. 29, no. 8, pp. 4209-4218, Aug. 2014.

[34] S. Ben-Yaakov, "Behavioral average modeling and equivalent circuit simulation of switched capacitors converters," in *IEEE Trans. Power Electron.*, vol. 27, no. 2, pp. 632-636, Feb. 2012.

[35] J. S. Rentmeister and J. T. Stauth, "Modeling the Dynamic Behavior of Hybrid-Switched-Capacitor Converters in State Space," 2018 IEEE 19th Workshop on Control and Modeling for Power Electronics (COMPEL), Padova, 2018, pp. 1-7.

[36] C. Schaef and J. T. Stauth, "A 12-volt-input hybrid switched capacitor voltage regulator based on a modified series-parallel topology," 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), Tampa, FL, 2017, pp. 2453-2458.

[37] A. Cervera, S. Ben-Yaakov, and M. Peretz, "Single-stage switchedresonator converter topology with wide conversion ratio for volume-sensitive applications," 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), Tampa, FL, 2017, pp. 1706-1712.

[38] C. Schaef, E. Din and J. T. Stauth, "10.2 A digitally controlled 94.8%-peak-efficiency hybrid switched-capacitor converter for bidirectional balancing and impedance-based diagnostics of lithium-ion battery arrays," *2017 IEEE International Solid-State Circuits Conference (ISSCC)*, San Francisco, CA, 2017, pp. 180-181.

[39] C. Schaef, B. Reese, C. R. Sullivan and J. T. Stauth, "Design aspects of multi-phase interleaved resonant switched-capacitor converters with mm-scale air-core inductors," 2015 IEEE 16th Workshop on Control and Modeling for Power Electronics (COMPEL), Vancouver, BC, 2015, pp. 1-5.

[40] C. Schaef, K. Kesarwani and J. T. Stauth, "20.2 A variable-conversionratio 3-phase resonant switched capacitor converter with 85% efficiency at 0.91W/mm² using 1.1nH PCB-trace inductors," 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, San Francisco, CA, 2015, pp. 1-3.

[41] Y. Li, X. Lyu, D. Cao, S. Jiang and C. Nan, "A high efficiency resonant switched-capacitor converter for data center," *2017 IEEE Energy Conversion Congress and Exposition (ECCE)*, Cincinnati, OH, 2017, pp. 4460-4466.

[42] D. Cao and F. Z. Peng, "Multiphase Multilevel Modular DC–DC Converter for High-Current High-Gain TEG Application," in *IEEE Transactions on Industry Applications*, vol. 47, no. 3, pp. 1400-1408, May-June 2011.

[43] D. Cao, S. Jiang and F. Z. Peng, "Optimal Design of a Multilevel Modular Capacitor-Clamped DC–DC Converter," in *IEEE Transactions on Power Electronics*, vol. 28, no. 8, pp. 3816-3826, Aug. 2013.

[44] X. Lyu, Y. Li, D. Cao, S. Jiang and C. Nan, "Comparison of GaN based switched-tank converter and cascaded voltage divider," 2017 IEEE 5th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), Albuquerque, NM, 2017, pp. 158-164.

[45] D. Cao and F. Z. Peng, "A family of zero current switching switchedcapacitor dc-dc converters," 2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), Palm Springs, CA, 2010, pp. 1365-1372.

[46] Yuancheng Ren; Ming Xu; Yao, K.; Lee, F.C., "Two-stage 48 V power pod exploration for 64-bit microprocessor," in *Applied Power Electronics Conference and Exposition, 2003. APEC '03. Eighteenth Annual IEEE*, vol.1, no., pp.426-431 vol.1, 9-13 Feb. 2003.

[47] Yuancheng Ren; Ming Xu; Julu Sun; Lee, F.C., "A family of high power density unregulated bus converters," in *Power Electronics, IEEE Transactions on*, vol.20, no.5, pp.1045-1054, Sept. 2005.

[48] Qiang Li ; Michele Lim ; Julu Sun ; Arthur Ball ; Yucheng Ying ; Fred C. Lee ; K. D. T. Ngo, "Technology road map for high frequency integrated DC-DC converter," *2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC)*, Palm Springs, CA, 2010, pp. 533-539.

[49] M. S. Makowski and D. Maksimovic, "Performance limits of switchedcapacitor dc dc converters," *IEEE Power Electronics Specialists Conference*, vol. 2, pp. 1215–1221, June 1995.

[50] I. Oota, N. Hara, and F. Ueno, "A general method for deriving output resistances of serial fixed type switched-capacitor power supplies," *IEEE International Symposium on Circuits and Systems*, vol. 3, pp. 503–506, 2000.

[51] F. Krismer, J. Biela and J. W. Kolar, "A comparative evaluation of isolated bi-directional DC/DC converters with wide input and output voltage range," *Fourtieth IAS Annual Meeting. Conference Record of the 2005 Industry Applications Conference, 2005.*, Kowloon, Hong Kong, 2005, pp. 599-606 Vol. 1.

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2019.2908416, IEEE Journal of Emerging and Selected Topics in Power Electronics

[52] F. Krismer and J. W. Kolar, "Closed Form Solution for Minimum Conduction Loss Modulation of DAB Converters," in *IEEE Transactions on Power Electronics*, vol. 27, no. 1, pp. 174-188, Jan. 2012.

[53] F. Shang, M. Krishnamurthy and A. Isurin, "A novel high gain step-up resonant DC-DC converter for automotive application," *2016 IEEE Applied Power Electronics Conference and Exposition (APEC)*, Long Beach, CA, 2016, pp. 880-885.

[54] K. I. Hwu, W. Z. Jiang and Y. T. Yau, "An isolated high step-up converter with continuous input current and LC snubber," *2016 IEEE Applied Power Electronics Conference and Exposition (APEC)*, Long Beach, CA, 2016, pp. 2415-2421.

[55] S. Waffler, M. Preindl, and J. W. Kolar, "Multi-objective optimization and comparative evaluation of Si soft-switched and SiC hard-switched automotive DC-DC converters," in *Proc. IEEE 35th Annu. Conf. Ind. Electron.*, 2009, pp. 3814–3821.

[56] R. C. N. Pilawa-Podgurski and D. J. Perreault, "Merged Two-Stage Power Converter With Soft Charging Switched-Capacitor Stage in 180 nm CMOS," in *IEEE Journal of Solid-State Circuits*, vol. 47, no. 7, pp. 1557-1567, July 2012.

[57] Y. Lei, W. Liu and R. C. N. Pilawa-Podgurski, "An Analytical Method to Evaluate and Design Hybrid Switched-Capacitor and Multilevel Converters," in *IEEE Transactions on Power Electronics*, vol. 33, no. 3, pp. 2227-2240, March 2018.

[58] Renesas Electronics, "4-phase Interleaved Boost Converter Controller ISL78225, Datasheet."

[59] Yungtaek Jang, M. M. Jovanovic and Y. Panov, "Multiphase buck

converters with extended duty cycle," *Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition, 2006. APEC '06.*, Dallas, TX, 2006, pp. 1-7.