Effect of annealing temperature for Ni/AlOx/Pt RRAM devices fabricated with solution-based dielectric

Zongjie Shen [1, 2], Yanfei Qi [1, 3], Ivona Z. Mitrovic [2], Cezhou Zhao [1, 2], Steve Hall [2], Li Yang [4, 5], Tian Luo [1, 2], Yanbo Huang [1, 2], Chun Zhao [1, 2, *]

[1] Department of Electrical and Electronic Engineering, Xi'an Jiaotong-Liverpool University, Suzhou 215123, People's Republic of China; zongjie.shen@xjtlu.edu.cn; chun.zhao@xjtlu.edu.cn; yanfei.qi01@xjtlu.edu.cn; cezhou.zhao@xjtlu.edu.cn

[2] Department of Electrical Engineering and Electronics, University of Liverpool, Liverpool, United Kingdom; ivona@liverpool.ac.uk; s.hall@liverpool.ac.uk

[3] School of Electronic and Information Engineering, Xi'an Jiaotong University, Xi'an, People's Republic of China

[4] Department of Chemistry, Xi'an Jiaotong-Liverpool University, Suzhou 215123, People's Republic of China; li.yang@xjtlu.edu.cn

[5] Department of Chemistry, University of Liverpool, Liverpool, United Kingdom

[*] Correspondence: chun.zhao@xjtlu.edu.cn; Tel.: +86 (0)512 8816 1402

Abstract: Resistive random access memory (RRAM) devices with Ni/AlOx/Pt-structure were manufactured by deposition of a solution-based aluminum oxide (AlOx) dielectric layer which was subsequently annealed at temperatures from 200 to 300°C, in increments of 25°C. The devices displayed typical bipolar resistive switching characteristics. Investigations were carried out on the effect of different annealing temperatures for associated RRAM devices to show that performance was correlated with changes of hydroxyl group concentration in the AlOx thin films. The annealing temperature of 250°C was found to be optimal for the dielectric layer, exhibiting superior performance of the RRAM devices with the lowest operation voltage (<1.5 V), the highest ON/OFF ratio (>10^4), the narrowest resistance distribution, the longest retention time (>10^4 s) and the most endurance cycles (>150).

Keywords: bipolar resistive switching characteristics; annealing temperatures; solution-based dielectric; RRAM;

1. Introduction

As one of the promising candidates for next-generation nonvolatile memories, resistive random access memory (RRAM) has received considerable attention due to significant advantages concerning simplicity of structure, low power consumption, fast read & write speed, high scalability and 3-D integration feasibility compared to the industry standard silicon-based flash memories [1-7]. Current candidate materials for the resistive switching (RS) layer of RRAM devices include perovskite, ferromagnetic and metal oxide-based materials [1, 3-5, 8-11]. In particular, metal oxide-based materials such as AlOx, NiOx, TiOx and HfOx are currently extensively discussed because of the simplicity of the material [10, 12-14]. Among these materials, AlOx has been widely applied in gate insulator layers [15-18] and has attracted extensive attention in the RRAM field owing to its wide band gap (~8.9 eV), high thermal stability with Si and Pt, high dielectric constant (~8) and large breakdown electric field [10, 14, 19-22] as Kim *et al* has reported [19, 20, 23-26]. In addition, the superior elasticity [27] and high toughness [28] make it possible for AlOx to be applied under various conditions including vibration and pressure environments [29-31]. Cano et al reported that AlOx-based dielectric layer showed superior stability under environments with hydrofluoric acid pressure [29] and Choi et al reported

large-scale flexible electronics application with AlO_x thin film [31], which have demonstrated that the AlO_x thin film has great potential as a metal oxide layer in RRAM devices.

A number of fabrication methods for incorporation of a metal oxide RS layer in AlO_x-based RRAM devices have been investigated. Methods based on solution processes for metal oxide thin films have been extensively considered, namely spin [32-34] and dip coating [35-37], drop casting [34, 36-38] and different printing methods. Compared with traditional fabrication methods such as atomic-layer-deposition (ALD) [17, 39, 40] and magnetron sputtering [28, 40, 41], the solution-based method has advantages of low fabrication cost with the elimination of vacuum deposition processes [42], ease of preparation for precursor materials [39, 43, 44] and high efficiency of device throughput [27], which reveals the promising prospect of solution-based methods in RS layer fabrication. Several factors including plasma cleaning time, deposition gaseous environment and annealing temperature are considered to influence the performance of solution-based metal oxide thin films. A limited number of investigations have been reported regarding the relationship between annealing temperature and performance of RRAM device with solution-based RS layer [10, 38].

In this work, the AlO_x thin film was deposited with a spin-coating method and then annealed at temperatures of 200 to 300°C, in increments of 25°C. The RRAM devices with solution-based AlO_x thin film were characterized electrically in terms of operation voltage, ON/OFF ratio between the high resistance state (HRS) and low resistance state (LRS), resistance distribution, retention time and endurance cycles. X-ray photoelectron spectroscopy (XPS) results indicate that these performance metrics are associated with different gradients of hydroxyl group (-OH) concentrations in the AlO_x thin films with different annealing temperatures. Devices with AlO_x thin films annealed at 250°C demonstrated superior performance with the lowest operation voltage (<1.5 V), the highest ON/OFF ratio ($>10^4$), the narrowest resistance distribution, the longest retention time ($>10^4$ s) and the most endurance cycles (>150).

2. Device fabrication

The fabricated Ni(top)/AlO_x/Pt(bottom) memory device structure with dimensions 2 mm × 2 mm is shown in Figure 1a. Firstly, the substrate comprising layers Pt (200 nm)/Ti/SiO_2/Si was ultrasonically cleaned in acetone, ethanol and deionized (DI) water, sequentially. Then an aluminum nitrate nonahydrate (Al $(NO_3)_3 \cdot 9H_2O$) solution consisting of ~9.353 g Al $(NO_3)_3 \cdot 9H_2O$ and 10 mL deionized water was prepared as the 2.5 M AlO_x precursor. The precursor solution was stirred vigorously for 20 min under ambient air conditions. The Pt substrate surface layer was given a hydrophilic treatment in a plasma cleaner in an atmospheric environment. The AlO_x precursor solution, filtered through a 0.45 μm polyether sulfone (PES) syringe, was spin-coated onto the substrate at a spin rate of 4500 rpm for 40 s and subsequently annealed at the different desired temperatures of 200°C, 225°C, 250°C, 275°C and 300°C for 60 min under ambient conditions. A ~40 nm-thick top electrode (TE) layer of Ni and a ~40 nm-thick capping layer of Al were both deposited by e-beam evaporation. Figure 1b shows an SEM cross-sectional image of the device, confirming the target thicknesses of ~40 nm, ~30 nm and ~100 nm for Ni, AlO_x and Pt layers respectively.

An Agilent B1500A high-precision semiconductor analyzer was employed to measure the I-V characteristics with a two-probe configuration. All electrical measurements were performed in the dark and at room temperature within a Faraday cage. In addition, to investigate the effect of annealing temperatures on device performance, XPS spectra of constituent Al and O core level (CL) elements were measured.

Figure 1. (a) Schematic of an Al/Ni/solution-based AlOx/Pt RRAM device; **(b)** a SEM cross-sectional image of the Al/Ni/solution-based AlOx/Pt RRAM device.

3. Results and discussion

3.1. Memoristic characteristics based on Al/Ni/solution-based AlOx/Pt RRAM

The RRAM devices were operated under 1 mA compliance current (CC) and observed to exhibit typical bipolar RS behavior, as illustrated by the I-V characteristics in Figure 2. The devices with the dielectric layer annealed at 200°C exhibit typical RRAM breakdown characteristics at very low voltage < 0.3 V while breakdown characteristics of 300°C annealed devices are not usually observed even for voltages higher than 18 V, which is of course, unsuitable for RRAM device application [45, 46]. Therefore, RRAM devices with dielectric layers annealed at 225°C, 250°C, 275°C were considered for further evaluation. Compared with unipolar I-V characteristics of other RRAM devices [47], all RRAM devices with Al/Ni/solution-based AlOx/Pt structure demonstrate typical bipolar I-V characteristics without forming operation. The current compliance (CC) is set at 1 mA to prevent catastrophic breakdown of the RRAM devices. During cycling, the HRS was transferred to LRS abruptly in the SET process and the resistance of the LRS began to increase abruptly toward HRS in the RESET process. The SET and RESET process controls the RRAM device transition to ON and OFF states. It is observed that the majority of values of SET voltages (V_{SET}) for the three samples are around 1.5 V while some are up to 4 V. In the RESET process, nearly all RESET voltages (V_{RESET}) are around -1 V approximately. As illustrated in Figure 3, in the SET operation, the average values of V_{SET} are around 3.2 V, 1.0 V and 2.4 V at 225°C, 250°C and 275°C, respectively. RRAM devices with dielectric layer annealed at 250°C exhibit the lowest SET voltages (Figure 3a) with the highest ON/OFF ratio (>10⁴) between LRS (ON state) and HRS (OFF state). Similar results can be observed in the RESET operation (Figure 3b) although the variation of V_{RESET} average values is not as obvious as that of V_{SET}. Figure 2d shows the cumulative probability for resistance distribution of the RRAM devices annealed at various temperatures. All values of memory resistance at HRS (R_{HRS}) and LRS (R_{LRS}) of consecutive forming-free DC switching cycles were read at 0.1 V. As illustrated in Figure 2d, curves of resistance distribution almost overlap at LRS, indicating that no significant dependence on annealing temperature is apparent at LRS. However, an obvious variation can be observed at R_{HRS}. Uniformity and narrowness of the resistance distribution are key metrics for stability and quality of RRAM devices. A narrow resistance distribution is considered to be a good demonstration of stability and performance of devices [7, 48-50]. In this work, the narrowest resistance distribution of Al/Ni/solution-based AlOx/Pt RRAM devices is found for the 250°C annealing temperature, which therefore presents the best uniformity of the devices.

Figure 2. I-V curves of Al/Ni/solution-based AlO$_x$/Pt RRAM devices with (resistive switching) RS layer annealed at (a) 225°C; (b) 250°C and (c) 275°C. (d) Resistance distribution of Al/Ni/solution-based AlO$_x$/Pt RRAM device with RS layer deposited at various temperatures.


Figure 3. Voltage distribution of (**a**) SET operation and (**b**) RESET operation for Al/Ni/solution-based AlO$_x$/Pt RRAM devices with RS layer annealed at different temperatures

3.2. Endurance and retention properties of Al/Ni/solution-based AlO$_x$/Pt RRAM

Figure 4 demonstrates the retention and endurance properties at HRS and LRS for the RRAM devices with RS layers annealed at various temperatures. With the results of resistance distribution

above, resistance values of retention and endurance belong to the range of HRS and LRS values in Figure 2d. Resistance values both at HRS and LRS are read at 0.2 V. Figure. 4abc show DC cycles vs resistance at 1 mA CC of devices annealed at 225°C, 250°C and 275°C, which show similar characteristics to those observed in the resistance distribution of Figure 2d. The best resistance distribution can be observed in 250°C annealed RRAM devices and the worst uniformity of resistance can be observed in 225°C annealed RRAM devices. Similarly, the endurance property with the best uniformity is demonstrated in the RRAM device annealed at 250°C while the worst performance is observed in the RRAM device annealed at 225°C. The same retention property can be observed in Figure. 4d, which shows that the device can sustain data for more than 10^4 s.

The best performance was found for an annealing temperature of 250°C with the lowest operation voltage (<1.5 V), the highest ON/OFF ratio (>10^4), the narrowest resistance distribution, the longest retention time (>10^4 s) and the most endurance cycles (150).


Figure 4. Endurance property of Al/Ni/solution-based AlO$_x$/Pt RRAM devices with RS layer annealed at (**a**) 225°C; (**b**) 250°C and (**c**) 275°C. (**d**) Retention property of RRAM devices annealed at various temperatures.

3.3. Switching mechanism of Al/Ni/solution-based AlO$_x$/Pt RRAM

With typical bipolar RS performance demonstrated by Al/Ni/solution-based AlO$_x$/Pt RRAM devices, the RS modeling with fitting curves (250°C annealed devices) illustrated in Figure 5a is used to investigate the conduction mechanism. Figure 5a shows evidence for space-charge limited current (SCLC) as the dominant conduction mechanism in 250°C annealed devices. The fitting results show positive and negative bias regions of I–V characteristics in double logarithmic plots. A large area overlap of SET and RESET can be observed due to the approximately equal values of CC and RESET current. The currents are seen to follow Ohmic conduction ($I \propto V$) in the low voltage regime [51,

52]. At higher bias voltages, the OFF-state slope shows a transition to about 2.0, consistent with Child's square law [53, 54]. By further increasing the applied voltage, the slope increased to approximately 8.7, again consistent with the SCLC mechanism [53-56].

Bipolar RS performance of all RRAM devices with different annealing temperatures are considered to be associated with the formation and rupture process of conductive filaments (CF) associated with oxygen vacancies, in the SET/RESET process [2-4, 15, 57]. Figure 5b shows a schematic representation of this process consisting of ON and OFF states, which is considered as the switching mechanism of these devices. The formation and rupture process of CF is associated with the distribution of oxygen ions and oxygen vacancies in the TE and RS layer [22, 48, 57-59]. Figure. 5b (i) shows the initial state of RRAM devices without applied voltage, indicating oxygen atoms present in the AlO_x thin film. With application of a positive voltage to the Ni electrode in the SET operation, electrons are captured by oxygen atoms in the AlO_x thin film [15, 27, 60-62], to yield oxygen ions which drift to TE. The generation process of oxygen ions can be represented as:

$$O + 2e^- \rightarrow O^{2-}$$

The oxygen vacancies remain in the AlO_x thin film and constitute the dominant components of CF. This formation process of CF consisting of oxygen vacancies in the AlO_x thin film is considered to be responsible for the resistance state transition (HRS to LRS) of RRAM devices at the ON state, as depicted in Figure. 5b [48, 58, 60]. Conversely, in the RESET operation, with a negative voltage applied to TE, oxygen ions stored in the electrode drift back to the AlO_x thin film under the influence of the negative electrical field and therefore reduce the density of oxygen vacancies in the AlO_x thin film [48, 63]. This action dominates the rupture process of CF [15, 22, 48] and the RRAM devices perform at the OFF state (LRS to HRS).


Figure 5. (a) Curve fitting of I–V characteristics for Al/Ni/solution-based AlO_x/Pt RRAM devices indicating SCLC conduction. (b) Diagrams to describe the switching mechanism of Al/Ni/solution-based AlO_x/Pt RRAM devices at (i) the initial state, (ii) the ON state and (iii) the OFF state, respectively.

The formation and rupture mechanism of CF is confirmed to be associated with the characteristics of the RS layer in filamentary RRAM devices with the dependency on film thickness, measurement temperature and deposition temperature [64-67]. In this work, the device performance is found to be dependent on annealing temperature of the dielectric layer and the best performance is observed in the device with a dielectric layer annealed at 250°C.

Physical characterization was undertaken using XPS. Figures 6a-c show XPS spectra of O 1s core levels for the AlO_x thin films annealed at 225°C, 250°C and 275°C. The O 1s CL spectrum can be deconvoluted into two sub-peaks with binding energies located at 531.1 eV (O_1) and 532.2 eV (O_2) [40, 64-67]. The O_1 and O_2 peaks are associated with the metal-oxygen bonds (O_1) and hydroxyl group (O_2), respectively [5, 66, 67]. As illustrated in Figures 6a-c, the hydroxyl-related peak (O_2) increased with annealing temperatures from 225°C to 250°C and decreased from 250°C to 275°C. Similar behavior

has been observed by Xu *et al* [68].The highest and the lowest concentration of the hydroxyl group is found for samples annealed at 250°C and 225°C, respectively. Figure 6d shows the integrated intensity of the two sub-peaks referring to the concentration of hydroxyl group (M-OH) and metal-oxygen bonds (M-O) for the three samples. The observed variation in concentration of hydroxyl group has been found to show strong correlation to RRAM device performance. The best performing RRAM device annealed at 250°C has the highest concentration of hydroxyl group, while the worst performance is observed for device annealed at 225°C which exhibits the lowest concentration of hydroxyl group.

With the different concentrations of M-O and M-OH in the dielectric layer, two main species of compositions, namely AlO_x and $Al(OH)_x$, play dominant roles in switching behavior. We now propose a hypothesis for the relationship between composition and surface roughness of the dielectric layer. The more complex the compositions of the dielectric layer, the higher surface roughness will be present [69-71]. The surface roughness assessed by Atomic Force Microscope (AFM) of dielectric layers annealed at 225°C, 250°C and 275°C are 0.682 nm, 0.230 nm and 0.524 nm, respectively. In 225°C annealed devices, the similar concentration (~50%) of M-O and M-OH can be detected in the film indicating that the concentration of AlO_x and $Al(OH)_x$ are almost equal. Hence the dielectric layer performance might be affected concurrently by two main compositions. A smooth surface of the dielectric layer is essential to achieve low leakage current and the realization of high-performance dielectric thin films. A higher concentration of M-OH is observed in the 250°C annealed AlO_x thin film, which indicates that $Al(OH)_x$ has a more dominant influence on the layer properties. Compared with $Al(OH)_x$, the influence of AlO_x is less significant, which results in a lower surface roughness. In addition, the existence of the hydroxyl group in the dielectric layer is associated with water absorption, which affects the permittivity of AlO_x with a slight fluctuation (~9.3-~11.5) and hence the capacitance associated with the dielectric thin film. This part will be under further investigation.

Figure 6. XPS spectra of O 1s CLs for Al/Ni/solution-based AlO$_x$/Pt RRAM devices annealed at (**a**) 225°C; (**b**) 250°C and (**c**) 275°C. (**d**) Integrated intensities of O 1s CL sub-peak referring to M-OH bond and M-O bond for solution-based AlO$_x$ layers annealed at different temperatures.

5. Conclusion

RRAM devices with Al/Ni/AlO$_x$/Pt structure were fabricated by a solution-based process with the RS layer annealed 200°C, 225°C, 250°C, 275°C and 300°C. The effect on RRAM device performance for annealing temperatures 225°C, 250°C, 275°C was investigated in terms of operation voltages of RS characteristics, resistance distribution, endurance cycles and retention uniformity. The worst device performance was observed for an annealing temperature of 225°C and the better performance was demonstrated in the device annealed at 275°C. The best performance was found for an annealing temperature of 250°C with the lowest operation voltage (<1.5 V), the highest ON/OFF ratio (>10^4), the narrowest resistance distribution, the longest retention time (>10^4 s) and the most endurance cycles (150), which indicates the lowest energy consumption and the excellent stability of the RRAM devices. An XPS study has been conducted to determine elements present in the AlO$_x$ thin films prepared at different annealing temperature with the aim of explaining the variation of associated RRAM devices performance. The device performance was considered to be related to the concentration gradient of hydroxyl group in the solution-based AlO$_x$ thin films for different annealing temperatures.

References

[1] E. Ambrosi *et al.*, "Impact of oxide and electrode materials on the switching characteristics of oxide ReRAM devices," *Faraday Discuss,* vol. 213, no. 0, pp. 87-98, Feb 18 2019.

[2] S. Bang *et al.*, "Gradual switching and self-rectifying characteristics of Cu/α-IGZO/p+-Si RRAM for synaptic device application," *Solid-State Electronics,* vol. 150, pp. 60-65, 2018.

[3] S. Bertolazzi *et al.*, "Nonvolatile Memories Based on Graphene and Related 2D Materials," *Adv Mater,* vol. 31, no. 10, p. e1806663, Mar 2019.

[4] R. N. Bukke *et al.*, "Solution-Processed Amorphous In–Zn–Sn Oxide Thin-Film Transistor Performance Improvement by Solution-Processed Y2O3Passivation," *IEEE Electron Device Letters,* vol. 37, no. 4, pp. 433-436, 2016.

[5] R. N. Bukke *et al.*, "Effect of Hf alloy in ZrO$_x$ gate insulator for solution processed a-IZTO thin film transistors," *IEEE Electron Device Letters,* pp. 1-1, 2018.

[6] P.-H. Chen *et al.*, "Stabilizing Resistive Switching Characteristics by Inserting Indium-Tin-Oxide Layer as Oxygen Ion Reservoir in HfO$_2$-Based Resistive Random Access Memory," *IEEE Transactions on Electron Devices,* vol. 66, no. 3, pp. 1276-1280, 2019.

[7] N. Arun *et al.*, "Influence of the bottom metal electrode and gamma irradiation effects on the performance of HfO$_2$-based RRAM devices," *Radiation Effects and Defects in Solids,* vol. 174, no. 1-2, pp. 66-75, 2019.

[8]   M. Cazorla *et al.*, "Thermal study of multilayer resistive random access memories based on HfO_2 and Al_2O_3 oxides," *Journal of Vacuum Science & Technology B,* vol. 37, no. 1, 2019.

[9]   J. Chen *et al.*, "$LiSiO_x$-based Analog Memristive Synapse for Neuromorphic Computing," *IEEE Electron Device Letters,* pp. 1-1, 2019.

[10]   W. Duan *et al.*, "Solution processed flexible resistive switching memory based on Al-In-O self-mixing layer," *Journal of Applied Physics,* vol. 124, no. 10, 2018.

[11]   P. Bartlett *et al.*, "Phase-change memories (PCM) - Experiments and modelling: general discussion," *Faraday Discuss,* vol. 213, no. 0, pp. 393-420, Feb 18 2019.

[12]   S. Gao *et al.*, "Organic and hybrid resistive switching materials and devices," *Chem Soc Rev,* vol. 48, no. 6, pp. 1531-1565, Mar 18 2019.

[13]   P. Han *et al.*, "Outstanding memory characteristics with atomic layer deposited $Ta_2O_5/Al_2O_3/TiO_2/Al_2O_3/Ta_2O_5$ nanocomposite structures as the charge trapping layer," *Applied Surface Science,* vol. 467-468, pp. 423-427, 2019.

[14]   Z. Y. He *et al.*, "Atomic Layer-Deposited $HfAlO_x$-Based RRAM with Low Operating Voltage for Computing In-Memory Applications," *Nanoscale Res Lett,* vol. 14, no. 1, p. 51, Feb 7 2019.

[15]   M. Tian *et al.*, "Effects of Electrode on the Performance of Al_2O_3 Based Metal-Insulator-Metal Antifuse," *ECS Journal of Solid State Science and Technology,* vol. 8, no. 2, pp. N32-N35, 2019.

[16]   J. H. Hur *et al.*, "A study on mechanism of resistance distribution characteristics of oxide-based resistive memory," *Sci Rep,* vol. 9, no. 1, p. 302, Jan 22 2019.

[17]   M. S. Kadhim *et al.*, "Existence of Resistive Switching Memory and Negative Differential Resistance State in Self-Colored MoS_2/ZnO Heterojunction Devices," *ACS Applied Electronic Materials,* vol. 1, no. 3, pp. 318-324, 2019.

[18]   K. Kang *et al.*, "High-Performance Solution-Processed Organo-Metal Halide Perovskite Unipolar Resistive Memory Devices in a Cross-Bar Array Structure," *Adv Mater,* p. e1804841, Apr 1 2019.

[19]   G. Kim *et al.*, "Artificial Neural Network for Response Inference of a Nonvolatile Resistance-Switch Array," *Micromachines (Basel),* vol. 10, no. 4, Mar 27 2019.

[20]   S. Kim *et al.*, "Neuronal dynamics in HfOx/AlOy-based homeothermic synaptic memristors with low-power and homogeneous resistive switching," *Nanoscale,* vol. 11, no. 1, pp. 237-245, Dec 20 2018.

[21]   T.-H. Kim *et al.*, "Highly uniform and reliable resistive switching characteristics of a $Ni/WO_x/p + -Si$ memory device," *Solid-State Electronics,* vol. 140, pp. 51-54, 2018.

[22]   J. Ram *et al.*, "Effect of Annealing on the Surface Morphology, Optical and and Structural Properties of Nanodimensional Tungsten Oxide Prepared by Coprecipitation Technique," *Journal of Electronic Materials,* vol. 48, no. 2, pp. 1174-1183, 2018.

[23]   X. Kang *et al.*, "NiO-based resistive memory devices with highly improved uniformity boosted by ionic liquid pre-treatment," *Applied Surface Science,* vol. 480, pp. 57-62, 2019.

[24] P. Y. Le *et al.*, "Tin oxide artificial synapses for low power temporal information processing," *Nanotechnology,* Apr 16 2019.

[25] B. R. Lee *et al.*, "Highly Flexible and Transparent Memristive Devices Using Cross-Stacked Oxide/Metal/Oxide Electrode Layers," *ACS Appl Mater Interfaces,* vol. 11, no. 5, pp. 5215-5222, Feb 6 2019.

[26] M. Lübben *et al.*, "Active Electrode Redox Reactions and Device Behavior in ECM Type Resistive Switching Memories," *Advanced Electronic Materials,* 2019.

[27] R. Zhang *et al.*, "Role of Oxygen Vacancies at the TiO_2/HfO_2 Interface in Flexible Oxide-Based Resistive Switching Memory," *Advanced Electronic Materials*, vol. 5, no. 5, 2019

[28] S. Moussa *et al.*, "Review—Microelectrodes: An Overview of Probe Development and Bioelectrochemistry Applications from 2013 to 2018," *Journal of The Electrochemical Society,* vol. 166, no. 6, pp. G25-G38, 2019.

[29] A. M. Cano *et al.*, "Effect of HF Pressure on Thermal Al_2O_3 Atomic Layer Etch Rates and Al2O3 Fluorination," *The Journal of Physical Chemistry C,* vol. 123, no. 16, pp. 10346-10355, 2019.

[30] C.-Y. Lin *et al.*, "Analysis of suspension and heat transfer characteristics of Al_2O_3 nanofluids prepared through ultrasonic vibration," *Applied Energy,* vol. 88, no. 12, pp. 4527-4533, 2011.

[31] M. F. Zawrah *et al.*, "Stability and electrical conductivity of water-base Al_2O_3 nanofluids for different applications," *HBRC Journal,* vol. 12, no. 3, pp. 227-234, 2019.

[32] H. Wang *et al.*, "Hydroxyl Group Adsorption on GaN (0001) Surface: First Principles and XPS Studies," *Journal of Electronic Materials,* vol. 48, no. 4, pp. 2430-2437, 2019.

[33] L. Li, "Ternary Memristic Effect of Trilayer-Structured Graphene-Based Memory Devices," *Nanomaterials (Basel),* vol. 9, no. 4, Apr 2 2019.

[34] G. Niu *et al.*, "Operando diagnostic detection of interfacial oxygen 'breathing' of resistive random access memory by bulk-sensitive hard X-ray photoelectron spectroscopy," *Materials Research Letters,* vol. 7, no. 3, pp. 117-123, 2019.

[35] L. Li *et al.*, "High-Performance Resistance-Switchable Multilayers of Graphene Oxide Blended with 1,3,4-Oxadiazole Acceptor Nanocomposite," *Micromachines (Basel),* vol. 10, no. 2, Feb 20 2019.

[36] S. Petzold *et al.*, "Heavy Ion Radiation Effects on Hafnium Oxide based Resistive Random Access Memory," *IEEE Transactions on Nuclear Science,* pp. 1-1, 2019.

[37] P. Russo *et al.*, "Electrochemical Oxidation Induced Multi-Level Memory in Carbon-Based Resistive Switching Devices," *Sci Rep,* vol. 9, no. 1, p. 1564, Feb 7 2019.

[38] A. Liu *et al.*, "Solution Processed Metal Oxide High-kappa Dielectrics for Emerging Transistors and Circuits," *Adv Mater,* p. e1706364, Jun 14 2018.

[39] T. Liu *et al.*, "Fabrication of carboxymethyl cellulose and graphene oxide bio-nanocomposites for flexible nonvolatile resistive switching memory devices," *Carbohydr Polym,* vol. 214, pp. 213-220, Jun 15 2019.

[40] Huaqiang Wu *et al.*, "Reliability Perspective on Neuromorphic Computing Based on Analog RRAM," presented at the 2019 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, USA, 23 May 2019, 2019.

[41] J.-Y. Mao *et al.*, "A bio-inspired electronic synapse using solution processable organic small molecule," *Journal of Materials Chemistry C,* vol. 7, no. 6, pp. 1491-1501, 2019.

[42] A. Nenning *et al.*, "Electrochemical XPS investigation of metal exsolution on SOFC electrodes: Controlling the electrode oxygen partial pressure in ultra-high-vacuum," *Surface Science,* vol. 680, pp. 43-51, 2019.

[43] X. Yi *et al.*, "Intrinsically Stretchable Resistive Switching Memory Enabled by Combining a Liquid Metal-Based Soft Electrode and a Metal-Organic Framework Insulator," *Advanced Electronic Materials,* vol. 5, no. 2, 2019.

[44] T. J. Yen *et al.*, "All Nonmetal Resistive Random Access Memory," *Sci Rep,* vol. 9, no. 1, p. 6144, Apr 16 2019.

[45] S. Long *et al.*, "A Model for the Set Statistics of RRAM Inspired in the Percolation Model of Oxide Breakdown," *IEEE Electron Device Letters,* vol. 34, no. 8, pp. 999-1001, 2013.

[46] C. Sun *et al.*, "The Resistive Switching Characteristics of TiN/HfO$_2$/Ag RRAM Devices with Bidirectional Current Compliance," *Journal of Electronic Materials,* vol. 48, no. 5, pp. 2992-2999, 2019.

[47] Y.-C. Chen *et al.*, "Dynamic conductance characteristics in HfO$_x$-based resistive random access memory," *RSC Advances,* vol. 7, no. 21, pp. 12984-12989, 2017.

[48] Y. Qi *et al.*, "Enhanced resistive switching performance of aluminum oxide dielectric with a low temperature solution-processed method," *Solid-State Electronics,* vol. 158, pp. 28-36, 2019.

[49] K. Kang *et al.*, "High-Performance Solution-Processed Organo-Metal Halide Perovskite Unipolar Resistive Memory Devices in a Cross-Bar Array Structure," *Adv Mater,* vol. 31, no. 21, p. e1804841, May 2019.

[50] Y. He *et al.*, "Impact of chemical doping on resistive switching behavior in zirconium-doped CH$_3$NH$_3$PbI$_3$ based RRAM," *Organic Electronics,* vol. 68, pp. 230-235, 2019.

[51] Y.-F. Chang *et al.*, "Intrinsic SiO$_x$-based unipolar resistive switching memory. II. Thermal effects on charge transport and characterization of multilevel programing," *Journal of Applied Physics,* vol. 116, no. 4, 2014.

[52] a. C.-Y. W. Chih-Yang Lin, a Chung-Yi Wu,a Chenming Hu,b and Tseung-Yuen Tsenga, "Bistable Resistive Switching in Al$_2$O$_3$ Memory Thin Films," *Journal of The Electrochemical Society,* vol. 154, no. 9, p. 4, 2007.

[53] Z. Liu *et al.*, "Temperature-Dependent Charge Transport in Al/Al Nanocrystal Embedded Al$_2$O$_3$ Nanocomposite/p-Si Diodes," *ECS Solid State Letters,* vol. 1, no. 1, pp. Q4-Q7, 2012.

[54] Y. Kim *et al.*, "Space-Charge-Limited Currents in La$_2$O$_3$Thin Films Deposited by E-Beam Evaporation after Low Temperature Dry-Nitrogen Annealing," *Japanese Journal of Applied Physics,* vol. 44, no. 6A, pp. 4032-4042, 2005.

[55] K.-C. Chuang *et al.*, "Impact of the Stacking Order of HfO$_x$ and AlO$_x$ Dielectric Films on RRAM Switching Mechanisms to Behave Digital Resistive Switching and Synaptic Characteristics," *IEEE Journal of the Electron Devices Society,* pp. 1-1, 2019.

[56] Y. P. S. A. N. Rodrigues, C. L. Rodrigues, M. A. Macedo, "Al$_2$O$_3$ thin film multilayer structure for application in RRAM devices," *Solid State Electronics,* vol. 149, p. 5, 2018.

[57] A. Rodriguez-Fernandez *et al.*, "Resistive Switching with Self-Rectifying Tunability and Influence of the Oxide Layer Thickness in Ni/HfO$_2$/n+-Si RRAM Devices," *IEEE Transactions on Electron Devices,* vol. 64, no. 8, pp. 3159-3166, 2017.

[58] L. Wu *et al.*, "Annealing effect on the bipolar resistive switching memory of NiZn ferrite films," *Journal of Alloys and Compounds,* vol. 779, pp. 794-799, 2019.

[59] L. Gao *et al.*, "Enhanced resistive switching characteristics in Al$_2$O$_3$ memory devices by embedded Ag nanoparticles," *Nanotechnology,* vol. 28, no. 21, p. 215201, May 26 2017.

[60] X. Wu *et al.*, "Intrinsic nanofilamentation in resistive switching," *Journal of Applied Physics,* vol. 113, no. 11, 2013.

[61] J. Lee *et al.*, "Charge Transition of Oxygen Vacancies during Resistive Switching in Oxide-Based RRAM," *ACS Appl Mater Interfaces,* vol. 11, no. 12, pp. 11579-11586, Mar 27 2019.

[62] B. Sarkar *et al.*, "Understanding the gradual reset in Pt/Al$_2$O$_3$/Ni RRAM for synaptic applications," *Semiconductor Science and Technology,* vol. 30, no. 10, 2015.

[63] Y. Qi *et al.*, "Comparisons of switching characteristics between Ti/Al$_2$O$_3$/Pt and TiN/Al2O3/Pt RRAM devices with various compliance currents," *Semiconductor Science and Technology,* vol. 33, no. 4, 2018.

[64] S. Cook *et al.*, "The Vacancy-Induced Electronic Structure of the SrTiO$_{3-\delta}$ Surface," Advanced Electronic Materials, vol. 5, no. 1, 2019.

[65] F. Lyu *et al.*, "Coordination-assisted synthesis of iron-incorporated cobalt oxide nanoplates for enhanced oxygen evolution," *Materials Today Chemistry,* vol. 11, pp. 112-118, 2019.

[66] J. T. Mefford *et al.*, "Decoupling the roles of carbon and metal oxides on the electrocatalytic reduction of oxygen on La$_{1-x}$Sr$_x$CoO$_3$-delta perovskite composite electrodes," *Phys Chem Chem Phys,* vol. 21, no. 6, pp. 3327-3338, Feb 6 2019.

[67] B. Sun *et al.*, "Oxygen vacancy-rich BiO$_{2-x}$ ultra-thin nanosheet for efficient full-spectrum responsive photocatalytic oxygen evolution from water splitting," *Solar Energy Materials and Solar Cells,* vol. 195, pp. 309-317, 2019.

[68] W. Xu *et al.*, "Facile and environmentally friendly solution-processed aluminum oxide dielectric for low-temperature, high-performance oxide thin-film transistors," *ACS Appl Mater Interfaces,* vol. 7, no. 10, pp. 5803-10, Mar 18 2015.

[69] J. A. Juárez-Moreno *et al.*, "Effect of wettability and surface roughness on the adhesion properties of collagen on PDMS films treated by capacitively coupled oxygen plasma," *Applied Surface Science,* vol. 349, pp. 763-773, 2015.

[70] A. Allahbakhsh *et al.*, "The Influence of Oxygen-Containing Functional Groups on the Surface Behavior and Roughness Characteristics of Graphene Oxide," *Nano,* vol. 08, no. 04, 2013.

[71] M. Boronat *et al.*, "Mechanism of selective alcohol oxidation to aldehydes on gold catalysts: Influence of surface roughness on reactivity," *Journal of Catalysis,* vol. 278, no. 1, pp. 50-58, 2011.