

2-1-1989

# Three-Dimensional MOS Process Development

J. A. Friedrich  
*Purdue University*


G. W. Neudeck  
*Purdue University*

Follow this and additional works at: <https://docs.lib.purdue.edu/ecetr>

---

Friedrich, J. A. and Neudeck, G. W., "Three-Dimensional MOS Process Development" (1989). *Department of Electrical and Computer Engineering Technical Reports*. Paper 639.  
<https://docs.lib.purdue.edu/ecetr/639>

This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact [epubs@purdue.edu](mailto:epubs@purdue.edu) for additional information.



# **Three-Dimensional MOS Process Development**

J. A. Friedrich  
G. W. Neudeck

TR-EE 89-7  
February, 1989

School of Electrical Engineering  
Purdue University  
West Lafayette, Indiana 47907

## TABLE OF CONTENTS

	Page
LIST OF TABLES .....	v
LIST OF FIGURES.....	vi
ABSTRACT .....	xi
CHAPTER 1 - INTRODUCTION.....	1
1.1 Background.....	1
1.2 Statement of Purpose.....	2
1.3 Proposed Structure.....	3
1.4 Thesis Overview .....	5
CHAPTER 2 - LITERATURE REVIEW .....	7
2.1 Introduction .....	7
2.2 Background .....	7
2.3 CMOS Circuit Design.....	9
2.3.1 Fully Complementary CMOS.....	10
2.3.2 Clocked CMOS.....	10
2.3.3 Complex CMOS Circuits.....	12
2.4 CMOS Technology .....	15
2.5 SOI Technologies.....	25
2.5.1 Full Insulation by Porous Oxidized Silicon (FIPOS) .....	25
2.5.2 Polysilicon Recrystallization.....	27
2.5.3 Separation by Implanted Oxygen (SIMOX).....	28
2.5.4 Lateral Solid-Phase Epitaxial Growth.....	29
2.5.5 Heteroepitaxial SOI.....	29
2.5.6 Wafer Bonding and Wafer Thinning.....	30

	Page
2.6 Epitaxial Lateral Overgrowth.....	30
2.6.1 Basic Terminology.....	31
2.6.2 Transport and Fluid Dynamics .....	35
2.6.3 Chemical Reactions in Si-Epitaxy .....	38
2.6.4 Applied SEG and ELO.....	41
2.7 Summary.....	46
 CHAPTER 3 - PROCESS DEVELOPMENT I: TEST STRUCTURES .....	 46
3.1 Introduction .....	47
3.2 3-D CMOS Process Flow .....	47
3.3 Test Device Structures.....	53
3.3.1 ELO Growth and Planarization .....	53
3.3.2 Electronic Device Structures .....	55
3.4 Process Simulation .....	63
3.4.1 3-D Capacitor Simulation.....	63
3.4.2 3-D CMOS Inverter Simulation.....	68
 CHAPTER 4 - PROCESS DEVELOPMENT II: EXPERIMENTAL.....	 72
4.1 Introduction .....	72
4.2 Polysilicon .....	73
4.3 Oxide Degradation During SEG .....	76
4.4 Silicon Epitaxy .....	88
4.4.1 Crystalline Quality.....	88
4.4.2 Growth Rate Characteristics .....	96
4.4.2.1 Reactor Description .....	96
4.4.2.2 Reactor Feed Composition Dependence.....	99
4.4.2.3 Masking Oxide Dependence .....	102
4.4.2.4 Temperature Dependence .....	109
4.4.2.5 Total Flow Dependence .....	112
4.4.2.6 Area Dependence .....	113
4.4.3 Growth Mechanism .....	115
4.5 ELO Planarization.....	119

	Page
CHAPTER 5 - ELECTRONIC DEVICES .....	123
5.1 Introduction.....	123
5.2 Interface States.....	123
5.3 Quasistatic $D_{it}$ Measurement .....	126
5.3.1 Data Acquisition.....	127
5.3.2 Data Analysis .....	130
5.4 SOI Interface Characteristics .....	136
5.5 3-D PMOS Transistors.....	144
CHAPTER 6 - SUMMARY AND PROPOSED FUTURE RESEARCH.....	153
LIST OF REFERENCES.....	158
APPENDICES .....	178
Appendix A .....	178
Appendix B .....	184
Appendix C .....	192
Appendix D .....	193

## LIST OF TABLES

Table	Page
1 SOI technologies.....	26
2 Summary of device and material properties.....	45
3 Polyoxide leakage at 5V Bias after 40 min. exposure to SEG ambient at 950 ° C and 150 torr.....	77
4 Average breakdown field $\bar{E}$ , defect density D, and standard deviation of breakdown field $\sigma$ for the four different groups of 80 nm oxides.....	80
5 Preclean experiment matrix.....	94
6 Growth experiment matrix.....	95
7 Defects delineated by Secco etching.....	95
8 Temperature dependence of growth from 0.36 vol % DCS in H <sub>2</sub> at 150 Torr.....	109
9 Effect of total flow on growth rate.....	113
10 Effect of wafer oxide coverage on growth rate and uniformity.....	115
11 Parameters of capacitors fabricated under different processing conditions.....	140

## LIST OF FIGURES

Figure	Page
1.1 3-D CMOS Inverter .....	4
1.2 Compact 3-D CMOS Inverter .....	4
2.1 Comparison of operational amplifier circuits in NMOS and CMOS.....	9
2.2 Basic CMOS inverter circuit diagram .....	11
2.3 CMOS EXOR circuit diagram .....	11
2.4 Two-input CMOS NAND gate.....	13
2.5 Three-input clocked CMOS NAND gate.....	13
2.6 CMOS master-slave flip-flop .....	14
2.7 CMOS static RAM.....	16
2.8 CMOS content addressable memory .....	16
2.9 Twin-tub CMOS inverter cross section .....	17
2.10 Recessed LOCOS process flow .....	19
2.11 Sealed Interface Local Oxidation (SILO) structure.....	20
2.12 BOX fabrication sequence .....	21
2.13 Direct moat isolation process sequence.....	22
2.14 Trench isolation process flow.....	23
2.15 Dielectric isolation by Selective Epitaxial Growth.....	24
2.16 Selective epitaxy and epitaxial lateral overgrowth .....	32
2.17 Basic model of the epitaxial growth process .....	33
2.18 Growth rates of silicon films as a function of temperature for various silicon gas sources.....	35
2.19 Development of a boundary layer in gas flowing over a flat plate and expanded view of boundary layer.....	36
2.20 Undercutting of the SiO <sub>2</sub> /Si interface at 1150 ° C during a conventional <i>in situ</i> preclean in H <sub>2</sub> at 50 Torr .....	43
2.21 Arrhenius plot of undercutting length for preclean in H <sub>2</sub> at 50 Torr .....	43

Figure	Page
3.1 Proposed 3-D CMOS inverter cross section.....	48
3.2 3-D CMOS process flow .....	50
3.3 Epitaxy and planarization test mask .....	54
3.4 3-D capacitor cross section.....	56
3.5 3-D capacitor electrical equivalent .....	56
3.6 Threshold voltage as a function of doping density.....	57
3.7 3-D capacitor mask layout.....	59
3.8 PMOS stacked transistor layout .....	60
3.9 3-D CMOS inverter layout.....	60
3.10 CAM circuit diagram .....	61
3.11 Dynamic CAM mask layout .....	61
3.12 Electronic device characterization mask.....	62
3.13 Simulation of 3-D capacitor, polysilicon after P-implant .....	64
3.14 Simulation of 3-D capacitor, polysilicon after oxidation.....	64
3.15 Simulation of 3-D capacitor, 860 ° C ELO before contact anneal.....	65
3.16 Simulation of 3-D capacitor, 860 ° C ELO after 920 ° C contact anneal .....	65
3.17 Simulation of 3-D capacitor, 900 ° C ELO before contact anneal.....	66
3.18 Simulation of 3-D capacitor, 950 ° C ELO before contact anneal.....	66
3.19 Simulation of 3-D capacitor, ELO after 1000 ° C contact anneal .....	67
3.20 Simulation of 3-D CMOS inverter, field oxide region .....	70
3.21 Simulation of 3-D CMOS inverter, source/drain region .....	70
3.22 Simulation of 3-D CMOS inverter, common drain (SEG) region.....	71
3.23 Simulation of 3-D CMOS inverter, gate/ELO region .....	71
4.1 Polysilicon growth rate as a function of temperature .....	74
4.2 Polysilicon growth rate as a function of doping.....	74
4.3 Yield by processing group for oxides of different thickness .....	79
4.4 Breakdown field distribution for 80-nm control oxides (group I) .....	81
4.5 Breakdown field distribution for 80-nm H <sub>2</sub> bake oxides (group II) .....	81
4.6 Breakdown field distribution for 80-nm H <sub>2</sub> + HCl oxides (group III).....	82
4.7 Breakdown field distribution for 80-nm H <sub>2</sub> + HCl + DCS oxides (group IV).....	82
4.8 Regions of silicon dioxide growth as a function of oxygen partial pressure and temperature.....	83
4.9 Regions of silicon dioxide growth as a function of water vapor partial pressure and temperature.....	83



Figure	Page
4.10 Critical conditions for oxide decomposition by SiO formation to take place .....	86
4.11 Yield for 3-D capacitors with epitaxy grown at 860 ° C, 900 ° C, and 950 ° C.....	87
4.12 Critical temperature vs carrier gas moisture content, with reactor chamber pressure as a parameter.....	90
4.13 SEM of a seed precleaned at 150 Torr, above the required minimum temperature (point 2 in Fig. 4.12).....	92
4.14 SEM of a seed precleaned at 760 Torr, just below the required minimum temperature (point 1 in Fig. 4.12).....	92
4.15 SEM of growth at 150 Torr, above the required minimum temperature (point 4 in Fig. 4.12).....	93
4.16 SEM of growth at 150 Torr, below the required minimum temperature (point 3 in Fig. 4.12).....	93
4.17 Cross section of the Purdue Gemini I reactor.....	97
4.18 Growth rate vs. HCl/DCS ratio of feed .....	100
4.19 Growth rate vs. HCl <sup>2</sup> /DCS ratio of feed .....	100
4.20 Growth rate profile for various feed gas compositions .....	101
4.21 Non-uniformity as a function of feed gas composition.....	101
4.22 Etch rate profile at 950 ° C and 150 Torr.....	103
4.23 Oxide thickness characterization test pattern cross section .....	104
4.24 Oxide thickness characterization inverted test pattern .....	104
4.25 Growth rate as a function of masking oxide thickness.....	106
4.26 Growth rate as a function of masking oxide thickness compared to a model where only thermal conduction is considered .....	106
4.27 Bulk (unmasked) silicon growth rate profiles at 920 ° C, 950 ° C, and 1000 ° C .....	110
4.28 Selective epitaxy growth rate profile on unpatterned wafers at 950 ° C and 1000 ° C .....	110
4.29 Selective epitaxy growth rate profile on patterned wafers at 860 ° C, 920 ° C, 950 ° C, and 1000 ° C.....	112
4.30 Effect of total gas flow on selective epitaxial growth rate profile.....	112
4.31 Effect of masking oxide coverage on selective epitaxial growth rate profile.....	114
4.32 Effect of reactor loading on selective epitaxial growth rate profile.....	114
4.33 Growth rate as a function of HCl/DCS ratio at 850 ° C and 30 Torr....	117

Figure	Page
4.34 Effect of HCl flow on the thickness ratio between a $5\mu\text{m}$ and a $50\mu\text{m}$ aperture on a patterned wafer.....	117
4.35 Planarization procedure by resist reflow and plasma etching .....	120
4.36 Planarization by preferential polishing.....	122
5.1 Quasi-static C-V measurement instrumentation .....	128
5.2 Quasi-static C-V measurement timing diagram .....	128
5.3 HF-LF C-V measurement instrumentation set-up.....	129
5.4 MOS capacitor small signal equivalent circuit.....	131
5.5 Overetched polysilicon finger structure.....	134
5.6 Total high-frequency capacitance exhibiting lateral effects .....	134
5.7 I-V curve for ELO capacitor with epitaxy grown at $900^\circ\text{C}$ .....	137
5.8 Capacitance $C_{\text{ELO}}$ for epitaxy grown at $860^\circ\text{C}$ .....	139
5.9 Capacitance $C_{\text{ELO}}$ for epitaxy grown at $900^\circ\text{C}$ .....	139
5.10 Interface state density $D_{\text{it}}$ as a function of band gap energy for epitaxy done at $860^\circ\text{C}$ and $900^\circ\text{C}$ .....	141
5.11 Capacitance $C_{\text{ELO}}$ for epitaxy grown at $860^\circ\text{C}$ , after 10 min. anneal in $\text{H}_2$ at $1000^\circ\text{C}$ .....	141
5.12 Capacitance $C_{\text{ELO}}$ for epitaxy grown at $900^\circ\text{C}$ after 10 min. anneal in $\text{H}_2$ at $1000^\circ\text{C}$ .....	143
5.13 Interface state density $D_{\text{it}}$ as a function of band gap energy for epitaxy done at $860^\circ\text{C}$ and $900^\circ\text{C}$ , after 10 min. anneal in $\text{H}_2$ at $1000^\circ\text{C}$ .....	143
5.14 Comparison of experimental and ideal LF C-V curve for epitaxy grown at $860^\circ\text{C}$ .....	145
5.15 Comparison of experimental and ideal HF C-V curve for epitaxy grown at $860^\circ\text{C}$ .....	145
5.16 Comparison of experimental and ideal LF and HF C-V curves for epitaxy grown at $900^\circ\text{C}$ .....	146
5.17 Scanning electron beam micrograph of a 3-D PMOS stacked transistor with $1.4\mu\text{m}$ thick overgrowth.....	146
5.18 I-V characteristics of bad 3-D stacked PMOS transistor with source-drain short circuit.....	149

Figure	Page
5.19 Scanning electron beam micrograph of a 3-D PMOS stacked transistor with 0.8 $\mu\text{m}$ thick overgrowth.....	149
5.20 $I_D$ vs $V_{DS}$ characteristics of field effect modulated 3-D stacked PMOS transistor.....	151
5.21 $I_D$ vs $V_G$ characteristics of field effect modulated 3-D stacked PMOS transistor.....	151
5.22 I-V characteristics of PMOS-drain/substrate diode.....	152
5.23 SPICE simulation output of extreme short channel MOSFET .....	152

## ABSTRACT

Friedrich, Joerg, Purdue University. May 1989. Three-Dimensional MOS Process Development. Major Professor: Neudeck, Gerold W.

A novel MOS technology for three-dimensional integration of electronic circuits on silicon substrates was developed. Selective epitaxial growth and epitaxial lateral overgrowth of monocrystalline silicon over oxidized silicon were employed to create locally restricted silicon-on-insulator device islands.

Thin gate oxides were discovered to deteriorate in ambients typically used for selective epitaxial growth. Conditions of general applicability to silicon epitaxy systems were determined under which this deterioration was greatly reduced.

Selective epitaxial growth needed to be carried out at low temperatures. However, crystalline defects increase as deposition temperatures are decreased. An exact dependence between the residual moisture content in epitaxial growth ambients, deposition pressure, and deposition temperature was determined which is also generally applicable to silicon epitaxy systems.

The dependences of growth rates and growth rate uniformity on loading, temperature, flow rates, gas composition, and masking oxide thickness were investigated for a pancake type epitaxy reactor. A conceptual model was discussed attempting to describe the effects peculiar to selective epitaxial growth.

The newly developed processing steps were assembled to fabricate three-dimensional silicon-on-insulator capacitors. These capacitors were electrically evaluated. Surface state densities were in the order of  $10^{11} \text{cm}^{-2} \text{eV}^{-1}$  and

therefore within the range of applicability for a practical CMOS process.

Oxidized polysilicon gates were overgrown with silicon by epitaxial lateral overgrowth. The epitaxial silicon was planarized and source and drain regions were formed above the polysilicon gates in silicon-on-insulator material. The modulation of the source-drain current by bias changes of the buried gate was demonstrated.

## CHAPTER 1

### INTRODUCTION

#### 1.1 Background

Initial attempts to build active solid-state transistors that operated on a field effect principle were undertaken by J.E. Lilienfeld in the early 1930s. Patents on a metal-oxide-semiconductor (MOS) structure were filed in 1935 by O. Heil and later by D. Kahng and M.M. Atalla who proposed a Si-SiO<sub>2</sub> based field effect transistor. Not until the early 1960s however was the fabrication of MOSFETs successful because of the lack of a controllable and stable silicon surface. With the introduction of the silicon planar process it became possible to create stable insulating layers on top of silicon by means of thermal oxidation. In 1964 the first simple integrated circuits (ICs) with MOS transistors were fabricated.

The first complex circuits were built using p-channel, and later n-channel transistors. In 1962, C.T. Sah and F. Wanlass proposed the pairing of complementary n-channel and p-channel transistors to form low-power integrated circuits. For over a decade after its invention, this technology, which in fact is as much a circuit technology as a processing technology, called "Complementary MOS" or CMOS, had its primary use only in specialty applications where the benefits of low power consumption and high noise immunity outweighed the higher production costs.

With the need for increased device density and shrinking dimensions, NMOS technologies became more and more complex. In the late 1970's it became apparent that power dissipation would set a limit on the level of integration of NMOS circuits. At that time, the complexities of advanced NMOS and CMOS process technologies were comparable, and CMOS became a viable alternative to NMOS which had been dominating the field.

Today CMOS has developed into the technology of choice for Very Large Scale Integration (VLSI) and Ultra Large Scale Integration (ULSI). Currently it is possible to integrate more than 500000 transistors in non-repetitive circuit designs such as microprocessors, and more than 4 million transistors in regular circuit designs such as random access memories.

### 1.2 Statement of Purpose

The development of process technologies is driven by the demand for more powerful systems, such as computers and signal processing equipment. Current two-dimensional planar CMOS technologies will have reached their performance limits soon, making it necessary to develop more sophisticated processes that eliminate or greatly reduce the key problems found in conventional technologies. Three-dimensional integration, first at the interconnect level, and later at the active device level, has potential to significantly increase the complexity of monolithically integrated systems.

In addition to lithographic restrictions, scaling of CMOS technologies is limited by the required large spacing between transistors of different type, in order to prevent latch-up which can render a circuit temporarily or permanently inoperable. Furthermore, susceptibility to radiation increases as device dimensions shrink. Studies on VLSI interconnects suggest that as the lateral spacing between adjacent metal lines approaches the  $0.5 \mu\text{m}$  level, the increased mutual capacitance between neighbouring lines and not the intrinsic switching speed of the active devices themselves will become the limiting factor in circuit performance, density and power dissipation for integrated circuits fabricated using two-dimensional planar silicon technology.<sup>1,2</sup> For these reasons, there has long been interest in silicon-on-insulator (SOI) and three-dimensional technologies, which would imply higher operating speed, lower dynamic power consumption, greater packing density, increased radiation hardness, more layout flexibility, and immunity to latch-up.

However, single crystalline silicon is not easily formed on top of amorphous insulating material such as  $\text{SiO}_2$ . Crystalline insulators have been devised, such as sapphire and calcium fluorides, which match the lattice spacing of silicon reasonably close. Other methods of creating SOI include zone-melting recrystallization of polysilicon deposited by standard chemical vapor deposition techniques, separation by implanted oxygen, lateral solid-phase epitaxy, and full insulation by porous oxidized silicon. All these methods have in common that they are either prohibitively expensive, lead to poor quality SOI

layers, or are incompatible with common clean room processing technologies.

The primary goal in SOI is to realize perfect silicon on top of an insulator. There exist stringent requirements that SOI technologies have to meet. For example, all SOI processing steps have to be IC compatible which would exclude the use of extreme high temperature anneal steps. All SOI processing has to be clean room compatible, which may exclude technologies such as SOI by wafer bonding and thinning by polishing. Also, an SOI technology should be economically feasible. For that reason batch processing capability would be preferred over single wafer processing. Lastly, the SOI technology should allow for three-dimensional integration of active device layers.

To date, no single SOI technology has been able to meet all these demands. The purpose of this work was to develop a new CMOS SOI technology, by epitaxial lateral overgrowth of silicon over oxidized silicon to form a second active device layer. This new SOI technology was designed to meet most of the demands stated above.

### 1.3 Proposed Structure

There is a need to have a CMOS technology that allows for the three-dimensional integration of active devices, where stringent boundary conditions limit the methods by which the required SOI layers can be obtained. In 1982, J.F. Gibbons and K.F. Lee<sup>3</sup> proposed a CMOS inverter with stacked transistors to form silicon-on-insulator device islands. Their method of 3-D integration included the recrystallization of the polysilicon top substrate. Although the design was simple and basically compatible with well established IC fabrications methods, this approach lead to high defect densities in the recrystallized material itself and to damage of the underlying layers.

Also in 1982, K. Tanno *et al.*<sup>4</sup> reported on selective epitaxial growth (SEG) of silicon in a reduced temperature, reduced pressure epitaxial reactor. Soon thereafter methods were proposed to create SOI structures by extending the SEG of silicon towards epitaxial lateral overgrowth (ELO). In 1984, B. Hoefflinger and S.T. Liu proposed to build CMOS inverters with stacked transistors, structurally similar to the design by Gibbons and Lee, but where the second active device layer was to be formed by epitaxial lateral overgrowth (Fig. 1.1). A more planar structure by S.T. Liu following a similar approach is shown in Fig. 1.2. Here the SEG is not extended over the polysilicon gate, and the PMOS transistor is formed along the gate sidewall.






Figure 1.1: 3-D CMOS Inverter




Figure 1.2: Compact 3-D CMOS Inverter

The stacking of transistors can greatly reduce the area required to build circuits. The method by which this stacking is accomplished inherently leads to a monocrystalline second active device layer. For the structure as shown in Fig. 1.2, the sidewall transistor can have effective gate lengths that are much smaller than the lithographical resolution. The key steps in this new process technology are selective epitaxial growth and epitaxial lateral overgrowth of monocrystalline silicon. These methods are economical batch processes, and integrate well into clean room environments. Epitaxy can be carried out at low temperatures, so that significant movement of junctions already incorporated in the substrate can be avoided.

#### 1.4 Thesis Overview

This thesis describes the development and investigation of a process technology that allows for the fabrication of three-dimensional silicon-on-insulator MOS structures created by the epitaxial lateral overgrowth or selective epitaxial growth of single crystalline silicon over thermally oxidized polysilicon gates, as shown in Fig. 1.1 and Fig. 1.2. The electronic interface of the stacked PMOS transistor, created by the epitaxial overgrowth of thermally oxidized polysilicon rather than by conventional thermal oxidation of monocrystalline silicon is investigated in depth. This novel ELO-Si/polyoxide/polysilicon interface is not just important for active devices in SOI but also for dielectric device isolation techniques by selective epitaxial growth that have already been proposed and realized elsewhere.

Chapter 2 contains a review of the relevant literature on conventional CMOS technologies and advanced device isolation concepts, including currently known SOI technologies, selective epitaxial growth, and epitaxial lateral overgrowth.

Chapters 3 and 4 describe the process sequence development for the shared gate silicon-on-insulator structure by epitaxial lateral overgrowth. In Chapter 3 test devices and structures are discussed and process simulations are contemplated. Also, the test pattern layout used throughout the experimental work is presented.

Chapter 4 reports on the various steps of the new technology and their development. Focus is placed on an in-depth investigation of epitaxy at reduced pressures and temperatures and gate oxide quality.

The electrical characterization of the fabricated test structures, namely 3-D stacked capacitors and 3-D PMOS transistors, is reported in Chapter 5. The measurement apparatus is described, and functionality of the test devices is demonstrated. In Chapter 6, the investigation is summarized and recommendations for future work are given.

## CHAPTER 2

### LITERATURE REVIEW

#### 2.1 Introduction

Over the last several years, integrated circuit technology, driven by demanding new applications, has advanced at a rapid pace. During the last 20 years, the functional density of integrated circuits has increased 200-fold, and speed has increased 20-fold. VLSI has been employed in solving computationally intensive problems in the fields of artificial intelligence and signal processing. In many cases particularly in the field of information processing it is now more cost effective to design application specific integrated circuits (ASIC) than to employ a high-performance general purpose computer.

From all the available processing technologies, CMOS has emerged as the single most important one for VLSI and ULSI.<sup>5-11</sup> The SOI technology developed in this thesis work is essentially part of a CMOS technology. For this reason, two areas of research are reviewed. The first part of this chapter summarizes issues regarding conventional CMOS circuit<sup>12-14</sup> and process design methodologies. The second part gives a brief overview over different SOI technologies, and then focuses on SOI by ELO and on epitaxy itself, as they constitute key processing steps in the newly developed SOI technology. General processing subjects such as oxidation, chemical vapor deposition (with the exception of epitaxy), and lithography are not within the scope of this review.

#### 2.2 Background

CMOS devices were first fabricated employing metal gate electrodes. The principal merit of CMOS technology at that time was its low power consumption as compared to the less complex, more cost effective, and widely used unipolar MOS technologies. For that reason it found its principal applications in

battery powered consumer appliances such as wrist watches and pocket calculators, and in aeronautical equipment. During the 1970's, NMOS became the dominant technology for Large Scale Integration (LSI), with refinements such as polysilicon gates, self aligned source and drain regions, and highly resistive polysilicon loads. As device dimensions shrunk and the complexity of systems that could be integrated monolithically rapidly increased it became apparent that power dissipation due to the required steady current flow through the transistors would soon limit the level of integration possible in NMOS technologies. Because of its near-zero quiescent current, CMOS became the technology of choice for VLSI circuit integration.

Beside its low power consumption, CMOS has several other important advantages over bipolar and unipolar MOS technologies. It accepts a wide tolerance in parameter variations such as power supply voltage and temperature. CMOS requires only small drive currents and is less sensitive to backgate biasing than NMOS or PMOS. No bootstrapping is required to feed a signal through a chain of clocked inverters, since no threshold voltage loss occurs. It has excellent noise immunity and soft error protection. The ratio-less design allows for flexibility in circuit layout, which facilitates the use of cell libraries and automated design environments. The high layout symmetry of CMOS is of advantage in analog circuits, thereby making it easy to integrate analog and digital function on the same chip. Operational amplifiers can be integrated in CMOS occupying considerable less area than bipolar or NMOS amplifiers, as illustrated in Fig. 2.1. CMOS furthermore allows for the symmetric operation about the ground potential, and CMOS switches have no offset voltage.

CMOS process technologies are challenging with regard to obtaining high-quality n- and p-channel devices on the same wafer. CMOS also introduces a unique problem named "latchup", where a parasitic bipolar structure can short-circuit transistors of opposite polarity and render the circuit temporarily or permanently inoperable. CMOS usually requires more transistors per function than unipolar technologies, although circuit design methods exist where this is circumvented. Compared with bipolar technologies, CMOS has smaller current drive capabilities, is sensitive to electrostatic discharge, has less gain, and exhibits higher  $1/f$  noise, mostly due to surface states. These disadvantages are the main reason that considerable development work is put into combined bipolar-CMOS (BiCMOS) technologies,<sup>15</sup> since there the strength of each technology can be exploited without having to deal with the restrictions.




Figure 2.1: Comparison of operational amplifier circuits in NMOS and CMOS<sup>12</sup>

Today, MOSFETs with good characteristics have been fabricated with effective gate lengths down to  $0.1 \mu\text{m}$ . The estimated propagation delay time for gates in these technologies is in the order of 20 ps.

### 2.3 CMOS Circuit Design

As has been mentioned previously, CMOS is as much a processing technology as it is a circuit technology. The link between circuit and process design has become increasingly more important, as circuit and system performance ultimately set the requirements for device and process technology performance. Generally one likes to have systems operate at great speed, and because of cost reasons the minimization of the wafer area occupied by a given circuit is desirable. This can be accomplished by scaling<sup>16</sup> of an existing technology, by the development of a new technology, as pursued in this thesis work, or by new circuit design concepts. Oftentimes it is found that new circuit design concepts require new processing technologies, and vice versa. Dynamic random access memories are a good example for circuits that strongly depend on a particular fabrication technology.

### 2.3.1 Fully Complementary CMOS

The most basic circuit in CMOS is the inverter (Fig. 2.2). The inverter is composed of a PMOS transistor, whose source is connected to the positive supply voltage, and an NMOS transistor with its source connected to ground. The gates and drains of both transistors are connected together, respectively. When a positive voltage is supplied to the input, the NMOS transistor will open a conducting path from the output to ground. Respectively, if ground potential is supplied to the input, the NMOS transistor will not conduct, and the PMOS transistor will open a path to the positive supply voltage. Therefore, at any one time only one of the transistors will be conducting.

The mobility of holes in silicon is smaller than that of electrons. Since the gain of a transistor is proportional to the carrier mobility, the PMOS transistor in an inverter has usually twice the width of the complementary NMOS transistor to compensate for its smaller gain and to achieve the same current for a given gate and drain voltage. If two inverters are connected as shown in Fig. 2.3, an EXOR gate is obtained. As inputs the logic levels and their complements have to be supplied. A two-input CMOS NAND is given in Fig. 2.4. This also demonstrates one of the drawbacks found in conventional CMOS circuit design: four transistors are needed for the two-input NAND, imposing four capacitive gate loads on the driving circuitry. This problem of fully complementary CMOS designs, resulting in lower speed and greater area compared to equivalent NMOS circuits, can be circumvented by a different approach to CMOS circuit design.

### 2.3.2 Clocked CMOS

Because of the good electrical isolation of MOS transistor gates with regard to drain, source, and bulk it is possible to employ the capacitor composed of the gate-oxide-bulk structure to store small charges on the gate nodes.<sup>17</sup> Now, for each logic gate its respective output node is precharged to the positive supply voltage (i.e. logical "1"). During this precharge phase the logical function evaluation network is disabled. When the precharge is completed the charging current is switched off and the logical network is enabled. If the input signals satisfy the condition for a logical "0" the precharged output node is discharged over the network. If the input configuration does not satisfy the "0" condition nothing will happen and the precharged output node keeps its logic level. The output node has a valid logic level only after the logical function network has been enabled. It therefore has to be made certain




Figure 2.2: Basic CMOS inverter circuit diagram




Figure 2.3: CMOS EXOR circuit diagram



that successive logic processes the output signal of the previous stage only at the end of the conditional discharge phase.<sup>18-20</sup>

To illustrate the dynamic CMOS circuit design consider Fig. 2.5. During the precharge time the CLOCK ( $\Phi$ ) signal is at logic level "0" and thus enables the PMOS precharge transistor, charging the gate node of the output buffer to the positive supply voltage such that the output node is at logic level "0". The precharge phase is terminated when the CLOCK signal goes to logic level "1", thereby disabling the PMOS precharge transistor and enabling the logical function network via the NMOS transistor T1. If the input signals are such that a conducting path is opened between the precharged inverter input node and ground, the inverter output will go from logic level "0" to one. If the input signal configuration does not meet the requirements of the logic network to evaluate to "1", the precharged node will stay charged and the inverter output will remain at logic level "0".

In this technique, only two PMOS transistors per gate are needed, independent of the complexity of the logic function network. There never is a dc path to ground opened and therefore the low power dissipation of fully complementary CMOS is preserved. There are some drawbacks to this approach, however.

First, the load is always driven by a PMOS transistor, since the transition of the output node is always from ground potential to the supply voltage. This transition is caused by the flow of current through the PMOS transistor of the output buffer, which has a smaller current driving capability than an NMOS transistor. Secondly, because of the non-inverting nature of this design technique, not every logic function can be implemented. However, because clocked CMOS and fully complementary CMOS are compatible, in such cases a conventional design could be used to implement such gates. The third problem stems from the dynamic operation of the circuit. This can lead to charge sharing between the precharge node capacitance and parasitic capacitances of the logic function network, thus jeopardizing proper gate function.

### 2.3.3 Complex CMOS Circuits

The basic CMOS circuits such as inverter, NAND, and EXOR gates have been reviewed in the last two subchapters. This was to demonstrate that there is a class of circuits that contain the CMOS inverter structure as their basic building block. Another class of circuits, such as multiple input AND and NAND gates, are not easily built from inverters, but most often contain




Figure 2.4: Two-input CMOS NAND gate




Figure 2.5: Three-input clocked CMOS NAND gate

inverter like structures.

A third important class of circuit modules is that of bistable storage elements, e.g. master-slave flip flops, random access memories, D-flip flops, and J-K flip flops. Also mentioned should be content addressable memory cells.

Figure 2.6 shows an MS flip flop, consisting of four inverters and four transfer gate transistors.




Figure 2.6: CMOS master-slave flip-flop

The static random access memory cell (SRAM) in Fig. 2.7 employs two inverters and two transfer gate transistors that connect the data bit lines to the bistable memory element of two cross coupled inverters. By connecting an EXOR to the SRAM cell such that one input probes into one of the two storage nodes comprised of a cross coupled inverter pair and the other senses the bit line, the output of the EXOR will indicate if the bit line data will match the stored data. This is the function of a content addressable memory cell (CAM) as shown in Fig. 2.8.

It should be noted that a full CMOS SRAM cell requires 6 transistors. Adding the EXOR as shown in Fig. 2.3 would require an additional 4 transistors, bringing the total transistor count of the CAM cell to 10. Making use of the specific properties of the proposed 3-D technology we have proposed a CAM design that only needs three transistors, two of which form an inverter.<sup>21</sup> In conventional CMOS technologies the PMOS transistors of the storage cell are oftentimes substituted by highly resistive polysilicon loads in order to

make the cells smaller. This can be done because the current driving capability of the PMOS transistors is not critical in terms of circuit function. The relaxation on the requirements for the PMOS transistor could be exploited in designing a technology tailored towards the fabrication of SRAMs or CAMs. It demonstrates the need to understand the relationship between circuit design requirements and requirements imposed on a specific fabrication technology by the desired circuit function.

## 2.4 CMOS Technology

In CMOS, n-type and p-type transistors are combined on the same substrate. Special wells or tubs must be created for one of the transistor types, where the semiconductor type is opposite to the substrate type. For example, an NMOS transistor could be defined in a p-type substrate, and the complementary PMOS transistor would have to be defined in an n-type well. Modern CMOS processes however oftentimes employ a twin-well process,<sup>22</sup> where both, n-type and p-type regions are formed in a lightly doped substrate. The benefits of such an arrangement include the close placement of the NMOS and PMOS devices, the need for only a single lithographic mask step to form both well types, the independent doping control of the bodies of each of the CMOS device types, and the choice of either substrate type for different circuit applications with basically no change in process flow. Generally, a p-type substrate is preferred to an n-type because it is less sensitive to process induced material defects. In addition, the p-type material provides higher conductivity under the NMOS device compared to the conductivity of a p-well in an n-type substrate. For certain applications it is beneficial to use n-type substrates. In static random access memories for example, the p-well to n-type substrate junction provides protection against radiation induced charge loss at the storage nodes.

As device dimensions shrink the problem of device degradation by hot electron injection into the gate oxide increases. This problem is related to the long term stability of the devices. For gate lengths of less than about 2  $\mu\text{m}$  lightly doped drain and source regions are required to minimize threshold voltage shift and oxide deterioration.

To increase operating speeds it is important to keep interconnect resistances as small as possible. The sheet resistance of the polysilicon interconnect level with typical values between 40 and 100  $\Omega\text{-cm}$  can be reduced to less than 10  $\Omega\text{-cm}$  by deploying a silicide on top of it.




Figure 2.7: CMOS static RAM




Figure 2.8: CMOS content addressable memory

A cross section of an advanced twin-tub CMOS inverter is given in Fig. 2.9.




Figure 2.9: Twin-tub CMOS inverter cross section <sup>23</sup>

Here devices are isolated from each other by a field oxide region that was created by local oxidation of silicon <sup>24</sup> (LOCOS). In LOCOS, the active device areas are masked by silicon nitride. Prior to the field oxidation a channel stop implant is performed which is selfaligned to the active areas. The nitride mask prevents oxygen from diffusing to the active areas on the substrate, thus permitting to selectively oxidize the wafer. However, because some lateral oxidant diffusion underneath the nitride layer takes place, a "bird's beak" develops, leading to lateral encroachment of the active area. The resulting structure is more planar than that resulting from oxidation and following active area definition by etching of the oxide. The masking nitride can damage the underlying silicon and can lead to problems in subsequent gate oxide formation. For that reason a stress relief oxide is usually grown prior to nitride deposition, or a sacrificial oxide is grown after nitride removal. The outdiffusion of the channel stop dopant into the active area can contribute further to lateral encroachment by reducing effective channel width.

Because of the shortcomings of regular LOCOS other ways of electrically isolating active device areas have been devised. In recessed LOCOS <sup>25</sup> the wafer substrate is anisotropically etched after the silicon nitride deposition and active device area definition. The local oxidation is carried out following

the silicon etch (Fig. 2.10). This leads to desirable improved surface planarity compared to the standard LOCOS process. Surface planarity becomes more important as minimum line widths become smaller. Steps in the surface can lead to local line width loss during lithography.

Sidewall Masked Isolation (SWAMI) was first proposed by K.Y. Chiu *et al.*<sup>26</sup> It takes full advantage of LOCOS processing without suffering the drawbacks such as bird's beak formation and lateral encroachment. The SWAMI process sequence is similar to that of recessed LOCOS, except that after the anisotropic silicon etch the developed sidewalls are masked by a stress relief nitride. This can be accomplished without additional masking steps and leads to a defect free local oxidation isolation technique.

The undesirable bird's beak formation in conventional LOCOS has been found to be due to lateral oxidation underneath the stress relief oxide. To eliminate this effect a technique called Sealed Interface Local Oxidation (SILO)<sup>27</sup> was developed. In SILO technology, a sandwich layer consisting of plasma enhanced silicon nitride, LPCVD oxide, and LPCVD nitride is used to mask portions of the substrate from oxidation (Fig. 2.11). The LPCVD oxide film serves as a stress relief between the rigid LPCVD nitride on the top of the sandwich and the substrate, while the bottom nitride film seals off the silicon/silicon dioxide interface from oxidant diffusion. The plasma enhanced bottom nitride is quite thin and less rigid, so that intrinsic nitride stress and volume expansion induced stress are kept small.

Yet another way of circumventing the problems associated with LOCOS was suggested by K. Kurosawa *et al.*, called Buried Oxide<sup>28</sup> (BOX). They masked active device geometries by aluminum and etched the unmasked silicon field regions by reactive ion etching. Then they plasma-deposited SiO<sub>2</sub> and etched it in a buffered HF solution. This led to preferential etching of the oxide at the side walls forming V-grooves there. After removal of the aluminum mask and another oxide deposition, the wafer was planarized using a conventional resist reflow and etch back process (Fig. 2.12).

In Direct Moat Isolation (Fig. 2.13)<sup>29</sup> the wafer is completely oxidized. After the oxidation the top region of the oxide film is damaged by ion implantation. Successively the field regions are masked by a thin nitride layer, and an isotropic wet etch is performed. Because of the damaged top oxide layer, the resulting profiles are tapered off. Straight wet etching of thick field oxides would lead to sharp profiles that would impose serious limitations on succeeding fine line lithography and high yield metallization.




Figure 2.10: Recessed LOCOS process flow<sup>25</sup>






Figure 2.11: Sealed Interface Local Oxidation (SILO) structure<sup>27</sup>




Figure 2.12: BOX fabrication sequence<sup>28</sup>




Figure 2.13: Direct moat isolation process sequence<sup>29</sup>




Figure 2.14: Trench isolation process flow<sup>30</sup>

An almost latch-up free isolation technique allowing very densely packed devices was presented with the Trench Isolation concept as shown in Fig. 2.14.<sup>30</sup> The devices are separated by a deep ( $> 5 \mu\text{m}$ ) trench which is anisotropically etched into the silicon substrate and then refilled with insulating and non-insulating material. This procedure has found recent application in proposed 4 and 16 MBit DRAM technologies and advanced BiCMOS processes.<sup>15, 31, 32</sup> One of the key problems with this approach are the parasitic channels that form where active devices touch the vertical trench sidewall. This leads to increased subthreshold leakage currents.<sup>33</sup> One way around this is to fill the trenches with heavily doped polysilicon. To avoid outdiffusion of dopants out of the trench during subsequent processing, the trench has to be lined with a thin nitride prior to its filling with polysilicon.

Novel isolation techniques that are not yet established in production lines include device isolation by selective epitaxial growth of monocrystalline silicon (Fig. 2.15).<sup>34-43</sup>




Figure 2.15: Dielectric isolation by Selective Epitaxial Growth<sup>34</sup>

Here problems are similar to that of trench isolation, namely enhanced leakage along the sidewall silicon/silicon dioxide interface. In addition, the problem of non-planarity introduced by faceting during the epitaxial growth has not yet been completely solved. Since selective epitaxial growth is one of the key processing steps in the newly developed 3-dimensional CMOS technology we will review principles and research results in epitaxial depositions of silicon on

silicon in one of the following subchapters.

## 2.5 SOI Technologies

As device dimension shrink into the submicron range with increasingly better lithographical methods and improved process control, circuit performance is less and less limited by the characteristics of the active devices but by parasitics inherent in today's planar technologies.<sup>44</sup> New device isolation techniques will be required to prevent parasitic coupling between adjacent devices through the Si substrate. To further increase the complexity of systems that can be integrated, a step towards vertical or three-dimensional integration is seen as necessary.<sup>45-47</sup> All these issues are addressed by silicon-on-insulator technologies.

In silicon-on-insulator (SOI), devices are built in a thin monocrystalline silicon film on top of an insulator. One of the few SOI processes employed for commercial purposes today is silicon-on-sapphire (SOS), where sapphire ( $\text{Al}_2\text{O}_3$ ) serves as the insulating film as well as the substrate for CMOS circuits. The high costs and complexity associated with SOS technology has so far prevented it from being widely used. Short term objectives of current SOI development efforts are to provide thin films of dielectrically isolated silicon with good semiconductor properties at reasonable costs, particularly to prevent latch-up in advanced bipolar and CMOS circuits. Long term goal of these efforts is the production of vertically integrated circuits.<sup>48</sup>

The methods by which SOI has been obtained are oxidation of porous silicon (FIPOS), seeded or unseeded recrystallization of molten polysilicon, separation by implanted oxygen (SIMOX), lateral solid-phase epitaxial growth, wafer bonding and wafer thinning, heteroepitaxial SOI, and epitaxial lateral overgrowth. These technologies will be briefly reviewed in the following subchapters, with a focus on silicon epitaxial lateral overgrowth as it was one of the main subjects of this research.

### 2.5.1 Full Insulation by Porous Oxidized Silicon (FIPOS)

High quality SOI layers can be fabricated by the method of oxidation of porous silicon. Here n-type islands are surrounded by  $p^+$  regions formed by conventional processing such as ion implantation, diffusion or epitaxy. Then the substrates are etched electrochemically such that porous silicon is formed in the  $p^+$  layer while the n-type regions are basically not altered. Since porous silicon oxidizes about one order of magnitude faster than monocrystalline

Table 1

SOI technologies<sup>44</sup>

SOI Technology	Usable SOI area	3-D candidate	SOI perfectness	Particularities
Laser recrystallization	small	yes	entrainment defects	Technology to be applied during IC processing; careful engineering required to prevent device degrading; submicron MOS; low throughput.
Electron-beam recrystallization	small	yes	entrainment defects	Technology to be applied during IC processing; vacuum environment; careful engineering required to prevent device degrading; submicron MOS; low throughput; pseudo line scan.
Graphite-strip heater recrystallization	larger up to full scale	no	carbon contamination; can be made defect free	Technology to be applied in early stage of IC processing; higher throughput; lower defect density; submicron MOS; wafer warpage
Tungsten-halogen lamps recrystallization	larger up to full scale	no	can be made defect free	Technology to be applied in early stage of IC processing; well suited for thicker SOI layers (> 10 μm); higher throughput; wafer warpage.
SOI by O <sup>+</sup> ion implantation and annealing; SIMOX	full wafer	no	dislocations to be prevented; oxide precipitates to be annealed	A technology for wafer suppliers before IC processing; most adapted to existing silicon technology; submicron MOS.
Full insulation of porous oxidized Si; FIPOS	small islands fully isolated	no	not dislocation free	A technology with a limited applicability due to the smallness of the islands; a technology before IC processing; submicron and thicker layers.
Lateral solid-phase epitaxial growth; L-SPEG	small stripes	yes	twins	A technology with a limited applicability due to the smallness of the stripes; processing IC compatible; submicron Si-layer.
SOI by wafer bonding and thinning	full wafer	yes	comparable to bulk silicon	Advanced technology of wafer production; thicker SOI layers (1 - 5 μm); technology for wafer suppliers.
Heteroepitaxy	substrate scale	probably yes	so far not defect free due to lattice mismatch and dilatation	Technology to be evaluated; IC compatibility dependent on substrate material.

silicon, oxide forms mainly underneath the n-type silicon islands during the subsequent oxidation. Material created by this method can have defect densities comparable to those of bulk-Si. It has successfully been used to build VLSI circuits. The major disadvantage of this method of creating SOI is its incompatibility with established IC fabrication steps. Also, the buried SiO<sub>2</sub> does not exhibit good insulating characteristics and the SOI islands are stressed by the oxide layer, inducing defects. The islands fabricated so far by this method were narrow stripes, of only a few hundred microns width. This method is not suited to obtain a continuous film of SOI over an entire wafer area.

### 2.5.2 Polysilicon Recrystallization

A method to create SOI which has received much attention is the recrystallization of polysilicon deposited over an amorphous insulating layer.<sup>49-55</sup> The deposition of polysilicon by chemical vapor deposition is a well established procedure employed in almost all modern bipolar and MOS processes. Polysilicon is usually deposited at temperatures between 580 °C and 630 °C such that grain sizes between 10 and 100 nm result. Inside the grains, polysilicon has a regular crystal structure. By heating the polysilicon up to its melting point over an entire wafer area or locally restricted, and subsequently cooling it down, monocrystalline silicon is formed out of the melt over insulating material, which usually is SiO<sub>2</sub>. The melting can be accomplished by different means.<sup>56</sup>

As heat sources lasers,<sup>57-61</sup> electron beams,<sup>62</sup> high-intensity lamps,<sup>63</sup> and graphite strip heaters<sup>64</sup> are used. The required high temperatures for the melting of the silicon leads to large horizontal temperature gradients and can damage underlying layers, making vertical integration problematic.<sup>65</sup> The unseeded melting of polycrystalline silicon leads to a random crystal orientation of the resulting SOI layer. Seeding of the polysilicon by contact with the silicon substrate is required to obtain a preferred crystal orientation.<sup>66</sup> To reduce stress induced defects, pattern relief structures can be employed. Although considerable effort has been invested into the development of this technology, only functional models of integrated circuits making use of this process have been demonstrated.



### 2.5.3 Separation by Implanted Oxygen (SIMOX)

In the SIMOX technique, an oxide is formed underneath a silicon layer by high energy, high dose implantation of oxygen into a silicon wafer. Implantation energies are typically 150 keV to 200 keV and a dose in the order of  $10^{18}$  atoms  $\text{cm}^{-2}$  is required. During the implant wafers are held at temperatures between 400-600 °C to keep the silicon out of the amorphization range due to *in situ* annealing. Following the implant, a high temperature (>1300 °C) anneal step is carried out to restore the implantation damaged silicon surface layer and to eliminate precipitates of  $\text{SiO}_2$  by dissolving them and by diffusing oxygen atoms into the buried oxide layer. Even after the anneal, the SOI layer is saturated with oxygen atoms up to its solid solubility limit, and dislocations with densities of typically  $10^9 \text{cm}^{-2}$  are present. While oxygen precipitates can be dissolved, the dislocations cannot be annealed out, even if anneal temperatures are close to the melting point of silicon. High temperatures are not only required to anneal implantation damage in the SOI layer but also to form a good quality, low leakage buried oxide. Anneal temperatures of about 1300 °C result in oxide leakage currents of  $\text{nA/cm}^2$ , while thermally grown oxide has leakage currents of typically  $\text{pA/cm}^2$ . To achieve lower defect densities in the SOI layer, different schemes have been devised. The channeling of implants leads to smaller implant damage of the silicon surface layer. Several subsequent low-dose implantations with successive anneals lead to a low-dislocation SOI layer. By these means defect densities could be reduced to  $10^5 \text{cm}^{-2}$ .

SIMOX has to be considered a 2-dimensional SOI technology. It is unlikely that more than one active device layer can be created by this method. SIMOX is most suited for very thin (100 nm) SOI layers, as they are required in SOI CMOS, where SOI layers thinner than the depletion layer are needed. In this case high defect densities are not as critical, since junction areas are very small. Hall mobilities in SIMOX SOI layers are comparable to those in bulk silicon, and acceptable low interface state densities and leakage currents have been demonstrated.

One of the most serious drawbacks of this technique is the high dose of oxygen implant required to form the buried oxide. Even with modern high current implanters the implantation time is in the order of hours. This leads to high wafer costs.

#### 2.5.4 Lateral Solid-Phase Epitaxial Growth

In lateral solid-phase epitaxy (L-SPEG) polycrystalline or amorphous silicon is deposited on an insulating material. In the case of a polycrystalline layer, a channeled silicon ion beam is employed to amorphize most of the polysilicon and to leave grains with major crystallographic axes aligned along the channeling direction. The structures are then subjected to a heat treatment during which these grains act as a seed for the solid-phase epitaxial regrowth. Instead of amorphizing polysilicon by channeled silicon beams, openings in the insulating layer to the silicon substrate can act as seeds for regrowth of the amorphous silicon films.<sup>67-70</sup> During the epitaxial regrowth the temperature has to stay below the temperature at which spontaneous recrystallization of amorphous silicon to polysilicon takes place. This leads to very slow epitaxial regrowth and limits the width of SOI films to a few micron. So far L-SPEG has not been used for integrated circuit or device fabrication.

#### 2.5.5 Heteroepitaxial SOI

Since it is difficult to grow or deposit monocrystalline silicon on top of an amorphous insulating layer, SOI research in the past concentrated on finding an insulating crystalline material that would be compatible to silicon. In particular, lattice constants have to be close, the dilations as a function of temperature have to be matched, and the material surface has to be susceptible to atomic bonding with silicon. Sapphire has properties that come close to these requirements, and commercially available SOI wafers are mostly silicon-on-sapphire (SOS).<sup>71</sup> Problems arise however from the imperfect match of the lattice constants, the brittleness of the sapphire, and the outdiffusion of aluminum into the SOI film. Due to lattice strain and stress, minority carrier lifetimes in SOS are small, barring the fabrication of bipolar transistors on these substrates. Other materials have been investigated, among them spinel, zirconia, and calcium fluoride.<sup>72,73</sup> So far, none of these have been used in commercial applications.

### 2.5.6 Wafer Bonding and Wafer Thinning

When two clean and flat surfaces of high finish are brought close to each other dipole forces are induced into the two surfaces and Van der Waals bonding occurs. The bonding forces are strong under shear and pressure, but weak under pulling. Van der Waals bonding can be converted towards a stronger chemical bonding by annealing of the structure at elevated temperatures. One can bond wafers with an oxidized surface, thereby burying the oxide. The wafer chosen to later contain active devices can then be thinned to a specified thickness above the buried oxide, usually a few microns, resulting in the desired SOI structure. The key problem in this technology is the thinning of the "active" wafer with high geometrical precision and low damage to its surface. To obtain the required high uniformity one oftentimes introduces stopper areas on the wafer. Upon reaching these stoppers, which can be made of a different material or differently doped silicon, thinning effectively stops.

This technology requires facilities that are not usually found in IC fabrication laboratories. Problems also seem to persist with the reliability of the bonding.

### 2.6 Epitaxial Lateral Overgrowth

Epitaxy is a process where material is deposited onto a crystalline substrate or seed, and where the crystalline configuration of the structure is maintained. Epitaxy can be classified into four different kinds: Molecular Beam Epitaxy (MBE), Vapor Phase Epitaxy (VPE), Liquid Phase Epitaxy (LPE) and Solid Phase Epitaxy (SPE).<sup>74</sup> Vapor phase epitaxy has found the widest acceptance because impurities can be well controlled and crystalline perfection of the grown layers is obtainable. MBE allows for an even better control of layer thicknesses, but suffers from low throughput and high system cost due to the required high vacuum levels. It has however drawn considerable attention lately, particular for the growth of III-V and II-VI structures. LPE is mostly employed for the growth of III-V compounds as GaAs and InP. SPE has been briefly reviewed in a previous subchapter.

VPE has been used since the early stages of device fabrication because it was the only way by which one could obtain a thin layer of lightly doped material on a heavily doped substrate with a sharp transition in the doping profile. Such a structure was desirable because it improved bipolar transistor and later bipolar IC performance.

Lately VPE has been successfully employed in CMOS technologies to reduce latch-up effects. A relatively new branch in VPE is selective epitaxy where the deposition of silicon is confined to certain areas on a wafer.<sup>39,40,75-94</sup> Deposition proceeds from seed openings in a masking oxide (Fig. 2.16). When selective epitaxy is continued even after the growth surface has reached the wafer (oxide) surface, lateral growth occurs. This epitaxial lateral overgrowth forms silicon on the insulating masking oxide and can therefore be considered an SOI technique.

Selective epitaxy and epitaxial lateral overgrowth constitute the key processing steps in the technology developed in the course of this work. This subchapter therefore contains a somewhat detailed review of the principles of silicon VPE from silane and the chlorosilanes.

### 2.6.1 Basic Terminology

Chemical Vapor Deposition processes, to which VPE is counted, proceed in general according to the following scheme:<sup>95,96</sup>

- 1) Reactants are transported to the surface
- 2) Reactants are adsorbed on the substrate surface
- 3) A thermally induced chemical reaction takes place at the surface
- 4) Reaction products are desorbed from the surface
- 5) Reaction products are transported away from the surface

In general, the various steps of CVD can be grouped into the kinetics of the chemical reactions taking place at a heated surface and the transport of a silicon containing gas compound (i.e.  $\text{SiH}_4$ ,  $\text{SiH}_3\text{Cl}$ ,  $\text{SiH}_2\text{Cl}_2$ ,  $\text{SiHCl}_3$ ,  $\text{SiCl}_4$ ) towards and away from that surface, including the flow dynamics particular to a given reactor geometry. It is difficult to coherently model all important aspects of both transport phenomena and kinetics in silicon epitaxy. The kinetics and transport are closely linked and interact. Therein lies the difficulty in analyzing and modeling CVD reactor systems. Most researchers therefore have focused either on the kinetics of the process alone, or have simplified the system by limiting considerations to steps 1 and 3, namely gas transport towards the reaction surface and reaction rates there. Not even considered here are homogeneous (gas phase) reactions that can occur during or prior to reactant transport to the reaction surface.<sup>97-99</sup>

A simple model was introduced by Grove<sup>100</sup> that explains the basic dependencies of growth rates on operating parameters.




Figure 2.16: Selective epitaxy and epitaxial lateral overgrowth<sup>225</sup>




Figure 2.17: Basic model of the epitaxial growth process<sup>72</sup>

The following notation is used for the different parameters

- $h_g$  gas-phase mass-transfer coefficient
- $C_s$  concentration of gas at the surface
- $C_g$  concentration of gas far away from the surface
- $F_1$  flux of reactants towards surface
- $F_2$  flux of reactants absorbed on the surface
- $k_s$  surface reaction rate constant

Then, under the assumption of a linear concentration gradient from the gas bulk to the surface one can write

$$F_1 = h_g(C_g - C_s) \quad (2.1)$$

and

$$F_2 = k_s C_s \quad (2.2)$$

At steady state conditions the two fluxes have to be equal and therefore

$$C_s = \frac{C_g}{1 + \frac{k_s}{h_g}} \quad (2.3)$$

The growth rate of the film is given by

$$V = \frac{F}{N_1} \quad (2.4)$$

with  $N_1 = 5 \times 10^{22} \frac{\text{atoms}}{\text{cm}^3}$  for Silicon.

One oftentimes likes to write the concentration of reactants in the gas bulk in terms of its mole fraction of the total gas concentration:

$$C_g = C_T Y \quad (2.5)$$

with  $Y$  as the mole fraction of reaction species and  $C_T$  as the total number of gas molecules/cm<sup>3</sup> in the bulk gas. Then one can rewrite (2.4) as

$$V = k_s \frac{h_g}{k_s + h_g} \frac{C_T}{N_1} Y \quad (2.6)$$

This is the growth rate as predicted by the Grove model. Two limiting cases can be observed when either  $k_s$  becomes small compared to  $h_g$  or vice versa. The first case is called a surface reaction rate controlled deposition; in the latter case the deposition rate is determined by the rate with which the reactants arrive at the surface and is called the mass transfer controlled regime:

$$V = C_T k_s \frac{Y}{N_1}, \quad h_g \gg k_s \quad (\text{surface reaction rate controlled})$$

$$V = C_T h_g \frac{Y}{N_1}, \quad k_s \gg h_g \quad (\text{mass transfer controlled})$$

For thermally activated reactions the surface reaction constant can be written in the form

$$k_s = k_0 e^{-\frac{E_a}{kT}} \quad (2.7)$$

The dependence of the mass transfer coefficient  $h_g$  on temperature is usually much weaker than that of the surface reaction constant as shown in Fig. 2.18. Thus one can obtain an indication for determining whether operation proceeds in the mass flow controlled (region B in Fig. 2.18) or surface reaction rate controlled (region A) regime by performing depositions at various temperatures. Oftentimes the operating point lies in the transition region between the two regimes.

The Grove model contains two parameters that have direct influence on the growth rate, one of which is the mass transfer coefficient, the other being the surface reaction rate constant. In more sophisticated models, the latter can be a function of the gas concentrations at and away from the surface, while the former is closely linked with the flow dynamics of a given reactor system. For this reason the next chapter will concentrate on transport mechanism in




Figure 2.18: Growth rates of silicon films as a function of temperature for various silicon gas sources <sup>101</sup>

reactor systems, while the chapter after that will deal with the kinetics of various CVD epitaxy systems.

### 2.6.2 Transport and Fluid Dynamics

For the flux of reactants from the bulk gas towards the surface the Grove model gave

$$F_1 = h_g(C_g - C_s) \quad (2.1)$$

The gas phase mass transfer coefficient  $h_g$  can be computed from experimentally more accessible parameters if fundamental laws of fluid dynamics are considered. When gas or fluid streams over a flat stationary plate a velocity profile perpendicular to the plates' surface will develop. The gas or fluid right at the surface will move very slowly while far away from the surface the gas or fluid velocity will be the unperturbed free field velocity.

Prandtl developed a model for the behaviour of fluids and gasses streaming along a stationary plate in his boundary layer theory. It describes a boundary layer of thickness  $\delta(x)$  as a function of position, free stream velocity and



gas viscosity for a gas that flows along a plate. The thickness of the boundary layer is defined as the distance between the surface and the point where the gas velocity is 0.99 times the free field velocity  $U$ .




Figure 2.19: Development of a boundary layer in gas flowing over a flat plate and expanded view of boundary layer<sup>74</sup>

The boundary layer thickness can then be calculated from

$$\delta(x) = \sqrt{\mu \frac{x}{dU}} \quad (2.8)$$

The average boundary layer thickness over the whole length of the plate is given by integrating (2.8) over  $L$ :

$$\begin{aligned} \delta &= \frac{1}{L} \int_0^L \delta(x) dx \quad (2.9) \\ &= \frac{2}{3} L \sqrt{\frac{\mu}{dUL}} \\ &= \frac{2L}{3\sqrt{Re_L}} \end{aligned}$$

where

$$\text{Re}_L = dU \frac{L}{\mu} \quad (2.10)$$

is called the Reynolds number for the gas. In general flow regimes with  $\text{Re}_L$  smaller than 2000 are called laminar while higher Reynolds numbers are considered to describe turbulent flow.

In modeling CVD systems the boundary layer is often assumed to be stagnant, i.e. velocities parallel to the surface are zero. The existence of such a stagnant layer close to the susceptor in a horizontal epitaxy reactor was demonstrated by Eversteijn<sup>102</sup> *et al.* and later by Ban and Gilbert<sup>103</sup> with  $\text{TiO}_2$  smoke experiments. Eversteijn developed a model in which the reactor is conceptually separated into two regions, one in which the bulk gas flows with a finite velocity  $U$ , the other of which is stagnant. Reactant transport is thought to occur only by diffusion of the species through the stagnant layer. From Fick's First Law one can deduce that

$$F_1 = D_g (C_g - C_s) / \delta_s \quad (2.11)$$

with

$D_g$  = diffusion coefficient of the active species

$\delta_s$  = thickness of stagnant layer.

A paper by Bloem<sup>104</sup> presents a similar approach, but special attention is devoted to the temperature dependence of diffusion coefficients, which is claimed to be important because of the high temperature gradient above the surface.<sup>105</sup> The average thickness of  $\delta$  can be substituted into (2.11) to yield an estimate for  $h_g$ :

$$h_g = \frac{D_g}{\delta_s} = 3 \frac{D_g}{2L} \sqrt{\text{Re}_L} \quad (2.12)$$

One observes a dependence of  $h_g$  on  $U^{1/2}$ ;  $U$  in turn is proportional to the gas flow rate. In some instances this has indeed been experimentally confirmed for epitaxial depositions at higher temperatures where  $k_s \gg h_g$ .<sup>106</sup>

It has been noted that there are high temperature gradients above the susceptor, leading to buoyancy forces that could be responsible for the onset of turbulent flow at much smaller Reynolds numbers.<sup>95,107</sup> This has been confirmed by  $\text{TiO}_2$ -smoke experiments,<sup>103</sup> and the use of the ratio of  $\frac{\text{Gr}}{\text{Re}^2}$  as a criterion for laminar flow has been devised, where  $\text{Gr}$  is called the Grashof number ( $\text{Gr} = \frac{\text{Inertia} \times \text{Buoyancy}}{\text{Viscous Force}}$ ).

To accurately compute mass transport in real reactors one has to give up many of the simplifying assumptions made in early modeling attempts that tried to achieve a closed form analytical solution. For example, the stagnant boundary layer through which there is a linear concentration gradient of reactant species in many instances does not accurately describe the actual situation. Entrance effects are oftentimes ignored when a fully developed flow profile over the entire deposition area is assumed. Most models ignore gas phase reactions, and few consider gas phase diffusion and surface reactions to go on in series.<sup>108,109</sup> Because of their simpler geometries, most researchers have studied epitaxial silicon growth in horizontal (RF and hotwall) reactors or vertical (radiant heated cylindrical or barrel) reactor configurations.<sup>95,102,103,110-125</sup> For more complicated reactor forms like the pancake type reactor the use of numerical methods is imperative.


### 2.6.3 Chemical Reactions in Si-Epitaxy

Four sources are available for Si-Epitaxy that can easily be transformed into the gas phase, namely  $\text{SiCl}_4$ ,  $\text{SiHCl}_3$ ,  $\text{SiH}_2\text{Cl}_2$  and  $\text{SiH}_4$ . The first three belong to the group of chlorosilanes and the reduction processes are quite similar for these gases. Silane has not been used widely for epitaxy due to its highly unstable behaviour and its tendency to reduce in the gas phase, leading to the formation of silica dust and successive contamination of the wafers. Epitaxy from silane can however proceed at much lower temperatures than from any of the chlorosilanes. A silane system is also easier to model since the decomposition of silane is essentially irreversible under normal operating conditions. No HCl is set free by the decomposition of silane so that one can operate at higher reactant concentrations than with the other gases without entering the etching regime.

The most widely used reactant in the past was  $\text{SiCl}_4$  which has a rather low vapor pressure, is chemically stable and easy to handle. However,  $\text{SiH}_2\text{Cl}_2$  and  $\text{SiHCl}_3$  make it possible to operate at about  $100^\circ\text{C}$  -  $200^\circ\text{C}$  lower temperatures for comparable crystalline morphology and growth rate as compared to  $\text{SiCl}_4$  systems. It has been shown that the efficiency of the reaction, defined as the ratio of deposited Si to the amount of reactant gas entering the reactor, is highest for  $\text{SiH}_2\text{Cl}_2$  and lowest for  $\text{SiCl}_4$ .<sup>126</sup> Nowadays, most reduced temperature epitaxy processes, including most SEG and ELO deposition systems, employ  $\text{SiH}_2\text{Cl}_2$  as the silicon source gas. It has however recently been demonstrated<sup>127</sup> that in the temperature range of  $800^\circ\text{C}$  -  $920^\circ\text{C}$   $\text{SiHCl}_3$  can be

used to obtain silicon SEG of high chemical purity.

The epitaxial deposition of silicon from silane and the chlorosilanes has been extensively investigated by many researchers.<sup>119, 128-135</sup> The overall reaction for the deposition of silicon from DCS can be written as



Thermodynamical calculations and mass spectrometric investigations suggest that  $\text{SiH}_2\text{Cl}_2$  rapidly and nearly completely dissociates in the gas phase above 800 °C. The deposition of Si is believed to be driven by the free energy gain of the reaction



at the hot wafer surface. Another possible mechanism is the reaction<sup>129, 136</sup>



However, the below equilibrium partial pressures of  $\text{SiCl}_4$  observed during epitaxy<sup>128</sup> and the abundance of adsorbed hydrogen at the growth surface, as calculated by Chernov<sup>137</sup> may favor reaction (2.14).

A detailed investigation of silicon deposition from DCS has been conducted by Claassen and Bloem.<sup>138</sup> They proposed a growth mechanism in which DCS rapidly dissociates into  $\text{H}_2$  and  $\text{SiCl}_2$  in the gas phase at temperatures above 800 °C. Rate determining surface reactions below 1000 °C were identified as being either the surface diffusion of adsorbed  $\text{SiCl}_2$  molecules to atomic steps or kink sites or the chemical reaction at the step to remove the chlorine atoms from the attached  $\text{SiCl}_2$  molecules. In the model development, the following steps were considered:

1. Gas phase diffusion of DCS
2. Gas phase reactions
3. Surface adsorption of different species
4. Surface reactions and silicon incorporation at steps



Claassen and Bloem then derived the growth rate expression

$$R = \frac{k_4 k_4 k_{15} P_{\text{H}_2} P_{\text{SiCl}_2} \theta}{(k_{-4} + k_{14})(k_{-14} + k_{15} P_{\text{H}_2})} - K_e \frac{P_{\text{HCl}}^2}{P_{\text{H}_2}} \quad (2.16)$$

with the fraction of free surface sites  $\theta$  given by

$$\theta = \frac{1}{1 + K_4 P_{\text{SiCl}_2} + K_5 P_{\text{HCl}} / P_{\text{H}_2}^{1/2} + K_6 P_{\text{H}_2}^{1/2}} \quad (2.17)$$


The first term of equation (2.16) describes the growth reaction of the reduction of  $\text{SiCl}_2$  at the surface while the second term accounts for the etching reaction of silicon by HCl. The parameters in the above equations are the constants for the following chemical equations (\* denotes adsorbed species or a free surface site, st denotes a step or kink site on the surface, and cr denotes species incorporated into a crystalline lattice):



$$K_e = R_{\text{etch}} \frac{p_{\text{H}_2}}{p^2_{\text{HCl}}} \quad (2.23)$$

with  $K_4 = k_4/k_{-4}$ , etc. It has to be noted that the etch expression was derived from experiments where no Si-containing species were introduced into the reaction ambient during etching. The reaction rate  $R$  is governed by the adsorption rate of  $\text{SiCl}_2$  at the surface ( $k_4$ ), the surface diffusion of adsorbed  $\text{SiCl}_2^*$  towards a step ( $k_{14}$ ), and the chemical reaction there ( $k_{15}$ ). The fraction of free surface sites for the adsorption of  $\text{SiCl}_2$  is determined by the amount of already adsorbed  $\text{SiCl}_2^*$  ( $K_4$ ), adsorbed  $\text{Cl}^*$  ( $K_5$ ), and adsorbed  $\text{H}^*$  ( $K_6$ ).

With this model and appropriate parameter fitting, Claassen and Bloem were able to model the experiments they had conducted with good accuracy. It seems however that some effects observed in epitaxy such as the reduction of growth rate fall off with increasing HCl in the growth ambient once the etching regime is entered<sup>139,140</sup> and the local loading effect in selective epitaxial growth are difficult to explain with this approach. In particular, the limitation of growth contributing ad-species to  $\text{SiCl}_2$  seems somewhat arbitrary and restrictive. Stassinou *et al.*<sup>141</sup> postulated the existence of  $\text{SiH}_2$  as a second ad-species in addition to  $\text{SiCl}_2$  by the reaction



This reaction is suggested to govern the linear decrease in growth rate with HCl addition in the presence of hydrogen. In an inert atmosphere the gas phase reaction (2.20) is assumed to control the linear decrease in growth rate as was also suggested by Claassen and Bloem.

#### 2.6.4 Applied SEG and ELO

It has been shown that there has to be a higher degree of supersaturation for the nucleation of silicon on  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$  as compared to that for nucleation on silicon surfaces. Thus, by keeping the supersaturation below a critical value it is possible to selectively deposit Si on Si substrates masked by either silicon nitride or silicon oxide. Crystal growth theories, as discussed by Bennema and van Leeuwen,<sup>142</sup> explain the initiation of growth by the adsorption of silicon at the growth surface. Adsorbed atoms form little clusters; these clusters are thermodynamically unstable until they reach a certain critical size. Thereafter it is energetically more favorable for them to remain in the solid phase than in the vapor phase.<sup>143</sup>

The adsorption energy for Si on foreign substrates is generally higher than that for Si on Si; thus it becomes possible to operate at a point where the nucleus size on the foreign material is held below the critical value while over-critical size nuclei can form on the Si-growth surface. The process is a balance between reasonable growth rates and polysilicon nucleation on the masking material, which most often is  $\text{SiO}_2$ . The onset of nucleation on the mask is a function of temperature, pressure, mask material, mask material cleanliness, and the Cl/Si ratio in the reactor ambient. The ratio of masked to unmasked area on a wafer can have an indirect effect on the extent of nucleation.<sup>88</sup>

The chemical system most often employed in SEG and ELO is  $\text{SiH}_2\text{Cl}_2$ -HCl- $\text{H}_2$  at reduced pressure and temperatures between  $800^\circ\text{C}$  and  $1000^\circ\text{C}$ . Other systems such as silicon-iodine<sup>144</sup> and silicon-bromine have also been used. Most researchers introduce the etching and growth species into the reaction chamber simultaneously to maintain selectivity. Others have worked on schemes employing repeated growth and etch cycles of short duration, making use of the induction time of nucleation on  $\text{SiO}_2$  which is in the order of 20 seconds.<sup>82</sup>

The first problem encountered in developing a working selective epitaxial deposition process is that of the mask material degradation by the *in situ* pre-clean cycle typically employed in non-selective epitaxy. A pure silicon surface

is very reactive and almost instantly forms compounds when exposed to gases in the atmosphere even at room temperature. The occurring reactions typically result in a thin "native" oxide layer, or in the presence of reactive carbon containing species, in silicon carbon compounds. The crystalline perfection of an epitaxial layer strongly depends on that of the starting substrate surface. Residual native oxide or carbon on the growth surface would lead to high defect density epitaxial material. To remove the native oxide layer and possibly carbon an *in situ* high temperature bake of a few minutes duration in hydrogen usually precedes the epitaxial deposition. The native oxide is removed by the reaction



in the presence of low partial pressures of oxygen and water vapor and high temperatures. The removal of carbon is more difficult, and temperatures in excess of 1200 °C are required.<sup>145</sup> The same mechanism that helps in removing native oxide can also attack the masking oxide in selective epitaxy. This was indeed observed<sup>146,147</sup> as an undercutting of the masking oxide close to the seed area as shown in Fig. 2.20. The amount of undercut is a function of time and temperature as depicted in Fig. 2.21. It is therefore mandatory to keep temperatures during the entire epitaxy cycle, including the preclean period, below about 1000 °C. This precludes the removal of carbide from the silicon surface. Special wet chemical cleaning procedures have therefore been developed to obtain a clean silicon surface prior to the deposition cycle by researchers working on silicon molecular beam epitaxy where problems are similar.<sup>148</sup> Usually, carbon is removed by organic and inorganic solvents. Then a thin (1 nm) oxide is repeatedly chemically grown and removed, for instance in boiling HNO<sub>3</sub> solution, resulting in a very clean native oxide layer. This native oxide layer is decorated at its active sites with unstable adsorbants, such as Cl atoms, before carbon atoms are adsorbed. The Cl atoms desorb easily at temperatures below which the native oxide film is etched away, thereby effectively protecting the silicon surface from carbon contamination on its way to the reactor chamber. The oxide can be removed prior to the growth *in situ* at temperatures down to 850 °C in a hydrogen ambient. At these temperatures the undercut process is so slow that it does not pose a problem for VLSI with minimum dimensions around 1 μm.

The addition of HCl to the growth ambient leads to a change in growth rate of the {100} planes relative to the {110} planes.<sup>149</sup> The anisotropic growth rates cause a distinct facet formation which was investigated among




Figure 2.20: Undercutting of the SiO<sub>2</sub>/Si interface at 1150 °C during a conventional *in situ* preclean in H<sub>2</sub> at 50 Torr<sup>226</sup>




Figure 2.21: Arrhenius plot of undercutting length for preclean in H<sub>2</sub> at 50 Torr<sup>226</sup>



others by Ishitani *et al.* and Drowley *et al.*.<sup>150,151</sup> To minimize facet formation, growth is devised to proceed from a (100) wafer surface where the masking oxide pattern should be aligned to the  $\langle 100 \rangle$  directions. As deposition is carried out at lower temperatures less HCl is needed to maintain selectivity. The same is true for wafers where masking oxide coverage is small. Then very little facet formation and good epi-Si surface planarity can be obtained without compromising selectivity and crystalline quality.

The quality of the epitaxial material is also related to the orientation of the seed sidewall oxides and the substrate surface orientation.<sup>43,85,152</sup> In general, it was found that along  $\langle 100 \rangle$  oriented sidewalls the occurrence of stacking faults in the selectively grown epitaxial layer is minimized. Furthermore, growth from (100) substrates is of higher quality than that from (111) substrates. It is believed that stacking faults are generated as a strain relief mechanism. For seed window side walls along a  $\langle 100 \rangle$  direction on a (100) substrate, the directions along which dislocations can be easily nucleated do not coincide with the lines of high internal stress. Shear strain measurements on ELO material showed that samples with high stacking fault densities had almost undetectable strains while those that were free of stacking faults exhibited considerable shear strains. The strains were probably generated from thermal gradients during cooling or from differences in the thermal coefficients of expansion between silicon and the overgrown  $\text{SiO}_2$ .

Initial attempts to employ SEG for the fabrication of CMOS circuits detected a problem where "edge" diodes, those that were at least in part defined by the SEG/masking oxide interface, exhibited increased leakage compared to "edgeless" diodes, those that did not touch the SEG/oxide interface.<sup>42</sup> The high leakage currents were related to crystalline defects at the interface,<sup>153</sup> but the exact nature of the problem was not understood. Prior to this study, there hadn't been any investigations regarding Si/ $\text{SiO}_2$  interfaces that were not generated by the thermal oxidation of silicon but rather by the epitaxial overgrowth of silicon over the oxide. Some researchers observed a reduction in leakage currents when epitaxial depositions were carried out at lower temperatures.

If the film is grown longer than necessary to fill the void created by the etching of the  $\text{SiO}_2$  mask it will not only grow vertically but horizontally as well, forming an SOI structure. It was initially believed that it would be possible to achieve higher horizontal growth rates than vertical ones, or in other words, to obtain aspect ratios of much greater than one. It was assumed that the enhanced diffusion of adatoms on the mask material close to the seed area

towards the laterally growing surface would increase the amount of Si available for growth there as compared to that available to the top surface. This expectation has not become a reality despite reports of aspect ratios between 6:1 to 1000:1.<sup>154</sup> Results reporting high aspect ratios should be carefully re-examined since there is a possibility that the thin masking oxides that were necessary to achieve such ratios were degraded during the prebake preceding the epitaxial growth, thereby enlarging the seed area.

Jastrzebski *et al.* investigated and compared devices build in ELO material, SEG, and bulk silicon.<sup>155</sup> They determined that minority carrier lifetimes and mobilities were comparable between SEG and ELO material, i.e. that the quality of the silicon as it grows over the oxide does not deteriorate. Bulk control devices however exhibited characteristics that were significantly better than that of devices build in epitaxial silicon, as shown in Table 2.

**Table 2**  
Summary of device and material properties<sup>155</sup>

	Hole Mobility	N-Region Lifetime	P-Region Lifetime
Bulk Control	200 cm <sup>2</sup> /Vs	315 μs	50 μs
Homoepitaxy	170 cm <sup>2</sup> /Vs	50-100 μs	1 μs
20 μm ELO	160 cm <sup>2</sup> /Vs	10-20 μs	1 μs
6 μm ELO	180 cm <sup>2</sup> /Vs	5-15 μs	

Recently Liu<sup>156</sup> did a similar study, comparing the performance of MOS transistors build in ELO material and the SEG material directly above the seed region. He grew silicon selectively from seed windows, spaced 10 μm apart, such that the growth fronts merged, resulting in a planar overall surface everywhere. This was done in a radiant heated barrel reactor at 900 °C and 50 Torr and an HCl/DCS ratio of 2. The thickness of the buried oxide stripes was 400 nm. About 8 μm of vertical growth was required to obtain a planar surface, which was then etched back to about 1 μm by plasma etching. After the plasma etch the film was further thinned to about 0.6 μm by wet etching to remove plasma damage. A row of discrete NMOS transistors of various sizes was built on the SEG seed region, and comparable transistors were built on the ELO region above the oxide stripes. Both types of transistors exhibited a channel mobility of 410 cm<sup>2</sup>/V-sec. The subthreshold slope

and breakdown voltages were 120 mV/dec and 8.1-8.3 Volts, respectively, for both types of transistors. This demonstrated that the electrical properties of SOI by ELO were about the same as the ones of the SEG bulk region.

## 2.7 Summary

In this chapter material pertinent to the thesis work has been reviewed. It was demonstrated that many basic CMOS circuits contain inverter-like structures as their basic building blocks. Furthermore, some examples were given where a good understanding between circuit demands and technological possibilities were imperative. The proposed new 3-D technology includes stacked transistor inverters as a basic structure and lends itself for applications such as SRAMs, CAMs and clocked CMOS.

Basic issues in CMOS technology were reviewed as they are important in the development of a new process. Emphasis was placed on device isolation concepts since this is a problem that becomes increasingly more important with shrinking device dimensions.

SOI technologies were shown to provide a remedy for most of the difficulties with which conventional planar processes are plagued today. So far however, most SOI technologies introduce new problems that are not easily overcome.

Selective epitaxial growth and epitaxial lateral overgrowth were introduced as new concepts to fabricate SOI structures and provide device isolation. Principles of silicon epitaxy were reviewed, as well as some more involved issues concerning modeling of epitaxial processes and practical considerations in the application of SEG and ELO.

Most of the material presented in this chapter served as background knowledge for the design of the new 3-D MOS process which will be described in the following sections.

## CHAPTER 3

### PROCESS DEVELOPMENT I: TEST STRUCTURES

#### 3.1 Introduction

The ultimate objective of this project was to develop a three-dimensional CMOS technology in which PMOS and NMOS transistors were stacked above each other, sharing the same polysilicon gate. The required second silicon active device layer was to be grown on top of  $\text{SiO}_2$  by ELO.

This technology contained many new and unproven steps compared to conventional VLSI silicon processing. For that reason, each of the new processing steps had to be developed and investigated separately, and then optimized to fit into the process as a whole. Once the single steps were developed, devices were fabricated and evaluated. Measurement results from these devices were employed to refine the fabrication process. When good device characteristics are obtained circuits can be fabricated to evaluate the potential of a new technology for VLSI applications. In our laboratory, the complexity of the circuits built was however limited by yield and environment induced defects during processing. For that reason the most complex structure attempted to be fabricated in this study was a stacked 3-D PMOS transistor.

The development of a new technology has to proceed from process design to device fabrication to circuit fabrication. In the following sections the test structures used for this work will be described and the mask layout for their fabrication will be discussed.

#### 3.2 3-D CMOS Process Flow

The proposed three-dimensional shared gate stacked CMOS inverter is shown in Fig. 3.1. The fabrication sequence begins with the implementation of the standard bottom (NMOS) transistor. Since aspect ratios of much greater than one are difficult to obtain, the gate length of the NMOS




Figure 3.1: Proposed 3-D CMOS inverter cross section

transistor has to be as small as possible to facilitate planarization of the ELO structure to be grown over the gate. The amount of vertical growth can be estimated from gate polysilicon thickness, minimum required spacing between seed hole and gate, and minimum required overgrowth over the gate on the side opposite to the seed hole.

In the Purdue solid state laboratory a misalignment of  $1\ \mu\text{m}$  between successive layers was considered the best that could be done on a routine basis. The limits of UV lithography in this laboratory were determined to be between  $2\ \mu\text{m}$  and  $3\ \mu\text{m}$ , mostly due to the lack of a highly stable, controlled environment. Thus a total vertical growth of  $(2(1\ \mu\text{m}\ \text{misalignment}) + 0.1\ \mu\text{m}\ \text{gate oxide} + 0.4\ \mu\text{m}\ \text{polysilicon} + 3\ \mu\text{m}\ \text{gate length} + 2\ \mu\text{m}\ \text{overgrowth beyond the polygate})\ 7.5\ \mu\text{m}$  was needed to completely overgrow the oxidized gate and to leave some room on the side opposite of the seed hole, to allow for the implementation of the stacked PMOS transistor source region.

After the formation of the NMOS transistor, the polysilicon gate is thermally oxidized. The seed holes are opened in the drain region of the NMOS transistor and epitaxial growth is carried out. The resulting ELO island, which is about  $7.5\ \mu\text{m}$  high, has then to be planarized back to a height of about  $0.5\ \mu\text{m}$  above the poly gate top surface. Subsequently a threshold voltage

adjustment for the top device and the source and drain implant are performed. An insulating oxide layer is deposited and contacts are opened. Finally metal interconnects are formed. The process flow is as follows:

1. 0.8  $\mu\text{m}$  field oxidation
2. Active area masking and etching
3. NMOS gate oxidation (100 nm)
4. 300 nm polysilicon deposition and then the phosphorus doping
5. Polysilicon masking and etching
6. NMOS arsenic source and drain implant
7. Polysilicon thin (100 nm) oxidation
8. Seed window opening and 7.5  $\mu\text{m}$  selective epitaxial growth
9. Overgrowth planarization
10. PMOS threshold voltage adjust implant
11. PMOS boron source and drain implants
12. Plasma oxide coverage
13. Contact opening
13. Metallization

The major steps of the process are sketched in Fig. 3.2.

Since the first processing steps are for the fabrication of the conventional NMOS bottom device only, this part was omitted during the development work and a revised fabrication scheme was used to create a 3-D stacked capacitor:

1. 0.8  $\mu\text{m}$  field oxidation
2. Heavy phosphorus implant to assure accumulation
3. 1.5  $\mu\text{m}$  polysilicon deposition and phosphorus doping
4. Polysilicon masking and reactive ion etching
5. Polysilicon thin (100 nm) oxidation
6. Seed window opening and 7.5  $\mu\text{m}$  selective epitaxial growth
7. Blanket epitaxial Si phosphorus implant
8. Contact implant anneal and oxidation
9. Contact opening
10. Metallization

This revised process resulted in a structure equivalent to the 3-D CMOS inverter except for the source and drain implants. It facilitated the investigation of the novel interface generated by the epitaxial lateral growth of silicon over oxidized polysilicon gates. The electrical characteristics of that interface were considered crucial with regard to the performance of the stacked (PMOS)







Figure 3.2: 3-D CMOS process flow



After Seed Window Opening




After Epitaxy




After Planarization

Figure 3.2 cont'd.






After Top Transistor S/D Implant



After S/D Anneal and Plasma Oxide Coverage



Finished Structure

Figure 3.2 cont'd.

transistor. The PMOS transistor was later fabricated by extending the above process sequence by planarization and source and drain implants.

### 3.3 Test Device Structures

Examining the three-dimensional CMOS inverter (Fig. 3.1) and the fabrication process sequence it can be seen that many steps are required that are not part of conventional processing:

1. The fabrication of the top transistor gate oxide by oxidizing the polycrystalline silicon gate.
2. The ELO to create a second active device layer covering the oxidized polysilicon gate.
3. The fabrication of the ELO/polyoxide/polysilicon interface with good electrical characteristics by growing silicon on oxide, instead of oxidizing silicon.
4. The planarization of the ELO from a height of about 8  $\mu\text{m}$  down to 1  $\mu\text{m}$  with good uniformity over an entire wafer area.
5. The fabrication of the top PMOS transistor by implanting source and drain regions into the planarized ELO.
6. The integration of all of the above steps into a conventional NMOS process to create the stacked inverter without the introduction of unwanted interactions.

To develop each of the new processing steps two mask sets were designed: one dedicated to the investigation of ELO growth and ELO planarization, and the other for device development. The following section will describe the ELO and planarization mask set. Thereafter the structures designed for device development and the associated mask will be presented.

#### 3.3.1 ELO Growth and Planarization

Selective epitaxial growth and epitaxial lateral overgrowth are relatively new processing methods that had just recently been established in the Purdue laboratory. The prime concern in epitaxial growth is good growth rate uniformity over a wafer and from wafer to wafer, good morphology of the material grown, and crystalline perfection of the deposited silicon. In SEG and ELO there is additional concern regarding the selectivity of growth and the aspect ratio, i.e. the ratio of horizontal to vertical growth rate. Although there have




Figure 3.3: Epitaxy and planarization test mask

been reports in the literature that aspect ratios can be as high as 1000:1,<sup>154</sup> it is generally believed that ratios close to one are more realistic for the growth of device quality material. Equal growth rates in vertical and horizontal directions were found during the initial stage of this investigation, and no further effort was expended to achieve aspect ratios in excess of one.

It has been established that there exist local loading effects<sup>80</sup> where growth rates on a wafer or a certain wafer area depend on the ratio of exposed to masked silicon. Furthermore, because of the low aspect ratios a planarization procedure had to be developed to obtain 7  $\mu\text{m}$  lateral overgrowth of 1  $\mu\text{m}$  thick silicon. An enlarged reproduction of the mask that was designed for the investigation of local loading during ELO, growth uniformity during ELO, and the planarization of structures of different width and spacing as well as the accurate profile measurement of the structures is shown in Fig. 3.3. This mask contains various arrays of lines with different width and spacing. In general the amount of planarization or step reduction is a function of these two parameters. Four different spacings were available, 20  $\mu\text{m}$ , 30  $\mu\text{m}$ , 40  $\mu\text{m}$ , and 280  $\mu\text{m}$ . For the first 3 spacings there were 4 lines each for 5 different line widths, namely 5  $\mu\text{m}$ , 10  $\mu\text{m}$ , 15  $\mu\text{m}$ , 20  $\mu\text{m}$ , and 30  $\mu\text{m}$ . All lines were 20  $\mu\text{m}$  long to facilitate profile measurements. The chosen values for spacing and widths resemble those that would be used in real devices. A grid structure of 3  $\mu\text{m}$  by 10  $\mu\text{m}$  dots was also included to simulate an array of actual devices.

The mask provided a second level for active area so that it was possible to check the dependence of planarization on recessed epitaxial growth. For that purpose there were 5  $\mu\text{m}$  lines embedded in the middle of 10  $\mu\text{m}$ , 20  $\mu\text{m}$ , 30  $\mu\text{m}$ , 40  $\mu\text{m}$ , 50  $\mu\text{m}$ , 100  $\mu\text{m}$ , 150  $\mu\text{m}$ , and 200  $\mu\text{m}$  active areas.

### 3.3.2 Electronic Device Structures

The fabrication of electronic devices involves many processing steps. A mask set suitable for the development of a process has to allow for structures by which each processing step can be evaluated and optimized independently. It must be possible to characterize each film of material with regard to the properties that are important for its function in device structures. In particular, the sheet resistance and thickness of doped regions, polysilicon films, and epitaxial films have to be measurable. Contact resistance as a function of contact window size, metal step coverage, field oxide thickness and field oxide threshold voltage, gate oxide threshold voltage and thickness, and polysilicon oxide thickness and leakage have to be assessed. For many of these




Figure 3.4: 3-D capacitor cross section




Figure 3.5: 3-D capacitor electrical equivalent

measurements there exist simple standard test structures which will not be further discussed here.

Devices are created by forming junctions or interfaces between materials of different composition. The quality of these junctions and interfaces often-times determines the performance of the electronic device they constitute. For MOS transistors, the interface between the insulator and the bulk silicon in which a modulated conducting channel is formed is of prime importance. Its properties determine gain, stability with regard to temperature and gate bias, lifetime, and noise sensitivity of the device.

Hence, the second stage in process design, after having developed a suitable procedure to selectively deposit epitaxial films, polysilicon films, and polysilicon oxide films, was the fabrication and evaluation of the ELO/polyoxide/polysilicon interface. To investigate these interfaces the MOS capacitor is one of the simplest and most powerful tools. MOS capacitors for material and interface evaluation purposes are usually planar structures formed by deposition of gate material on top of an insulator which in turn is on top of the silicon substrate. Since in this study an interface had to be characterized that was formed by growing a "substrate" laterally over an insulator, which in turn buried a gate electrode, different considerations applied in designing a suitable test structure.




Figure 3.6: Threshold voltage as a function of doping density

First it has to be noted that it is very difficult to create a truly insulated single crystalline silicon layer on top of an amorphous insulator by epitaxial lateral overgrowth. Since the epitaxial growth proceeds from a seed, there is an electrical and physical connection between the wafer substrate and the epitaxial lateral overgrowth. The aspect ratio is generally about one, and thus it is not practical to create structures that grow more than about  $10\ \mu\text{m}$ . Although in principle it would be possible to remove the epitaxial silicon in the seed area, thereby forming true silicon-on-insulator, it is very difficult to etch anisotropically through a  $10\ \mu\text{m}$  layer of silicon. If reactive ion etching (RIE) was to be employed, a suitable masking material would have to be found which could withstand the necessary extensive etching times. There is also reason to believe that extensive RIE would alter the electronic properties of the interface.<sup>157</sup> Because of these difficulties, and since no suitable RIE system was available at the Purdue Laboratory, a different approach was taken where true insulation of the ELO was not necessary for the extraction of the ELO/polyoxide/poly interface characteristics.

The structure chosen as the test vehicle is shown in Fig. 3.4. Polysilicon is deposited over a thick field oxide, oxidized to form the top insulator, and then a seed window is cut into the field oxide close to the polysilicon gate. The subsequent epitaxial lateral overgrowth buries the oxidized polysilicon gate and forms an upside-down MOS capacitor. A simple electrical equivalent circuit of the entire structure is given in Fig. 3.5. Only the capacitor  $C_{\text{ELO}}$  formed by the ELO and the oxidized polysilicon gate is of interest. However, the capacitance that can be measured consists of the sum of  $C_{\text{ELO}}$ , the capacitance between the polysilicon gate and the wafer substrate ( $C_{\text{Substrate}}$ ), and the capacitance between the metal pad and the substrate ( $C_{\text{Pad}}$ ).

To reliably extract  $C_{\text{ELO}}$  from the total capacitance, the bottom capacitance was held small by means of a thick field oxide, and the threshold voltages of the bottom devices were fixed such that these devices were always in accumulation for any bias voltage of interest (see Fig. 3.6).

The test mask also included stacked PMOS transistors structurally similar to the ELO capacitor, but with source and drain implants into the planarized ELO material. To evaluate the NMOS part of the process, NMOS transistors with varying width to length ratios were provided. Both PMOS and NMOS transistors were integrated to form the proposed 3-D CMOS inverter and a novel dynamic CAM cell.




Figure 3.7: 3-D capacitor mask layout






Figure 3.8: PMOS stacked transistor layout




Figure 3.9: 3-D CMOS inverter layout




Figure 3.10: CAM circuit diagram




Figure 3.11: Dynamic CAM mask layout




Figure 3.12: Electronic device characterization mask

### 3.4 Process Simulation

The fabrication of complex electronic devices is a long and expensive process. Process simulation programs can help in designing an initial set of implant doses, diffusion and oxidation times, and temperatures, with almost instant feed back to the design engineer. In later stages of the process development, simulations can be used to investigate the influence of parameter changes made in the fabrication sequence. Although the accuracy of the simulations is at most as accurate as the equipment dependent parameters that are put into the simulation input deck, they can nonetheless provide valuable information in the understanding of interactions between different processing steps. The process simulator SUPREM III<sup>158</sup> was used in this work to first investigate the simple 3-D capacitor as shown in Fig. 3.4, and then to develop a set of parameters for the fabrication of the 3-D CMOS inverter as shown in Fig. 3.1.

#### 3.4.1 3-D Capacitor Simulation

For the fabrication of the 3-D capacitor the only impurities intentionally introduced into the wafer were phosphorus and arsenic. It was mentioned that selective epitaxy grown on (100) substrates had superior qualities compared to growth from (111) wafers. Therefore the wafer starting material chosen was (100) oriented phosphorus doped silicon, with an approximate dopant concentration of  $N_D = 10^{14} \text{ cm}^{-3}$ . To obtain a large negative threshold voltage for the poly/field oxide/substrate capacitor a threshold adjust implant was performed prior to the field oxidation after which the dopant concentration at the field oxide/substrate interface was about  $N_D = 10^{19} \text{ cm}^{-3}$ . According to Fig. 3.6 this resulted in a threshold voltage of less than -30V.

Following the polysilicon deposition, implantation, and thermal oxidation there were additional impurities pushed close to the field oxide/silicon bulk interface, since the segregation coefficients for arsenic and phosphorus are greater than one and diffusion coefficients for these dopants through oxide are small, as shown in Fig. 3.13 and Fig. 3.14. Three different temperatures were simulated for the selective epitaxial growth: 860 °C, 900 °C, and 950 °C. It was taken into account that growth rates and hence deposition times were different for the different temperatures. For instance, at 860 °C, 7 μm of growth would require 70 minutes of deposition, while at 950 °C less than half that time was sufficient. The total concentration of active impurities after the contact implant and anneal at the polysilicon oxide/ELO interface is




Figure 3.13: Simulation of 3-D capacitor, polysilicon after P-implant




Figure 3.14: Simulation of 3-D capacitor, polysilicon after oxidation




Figure 3.15: Simulation of 3-D capacitor, 860 °C ELO before contact anneal




Figure 3.16: Simulation of 3-D capacitor, 860 °C ELO after 920 °C contact anneal




Figure 3.17: Simulation of 3-D capacitor, 900 ° C ELO before contact anneal




Figure 3.18: Simulation of 3-D capacitor, 950 ° C ELO before contact anneal




Figure 3.19: Simulation of 3-D capacitor, ELO after 1000 °C contact anneal



$5.9 \times 10^{15} \text{ cm}^{-3}$ ,  $6.5 \times 10^{15} \text{ cm}^{-3}$ , and  $8.8 \times 10^{15} \text{ cm}^{-3}$  for epitaxial deposition at  $860^\circ \text{ C}$ ,  $900^\circ \text{ C}$ , and  $950^\circ \text{ C}$ , respectively. It was therefore concluded that deposition temperature had no significant impact on dopant outdiffusion near the polyoxide/ELO interface. This is also evident from the following consideration: The diffusion coefficients for the impurities boron, arsenic, and phosphorus have activation energies of about 4 eV. This means that diffusion at  $850^\circ \text{ C}$  is about 30 times slower than at  $950^\circ \text{ C}$ . However, in expressions for junction depths the square root of the diffusivity is usually the dominating term. This value of about 5 is close to the factor of 4 which is observed for the ratio of maximum selective growth rates at  $950^\circ \text{ C}$  and  $850^\circ \text{ C}$ . The lower growth rates at smaller temperatures require longer deposition times to obtain the same amount of growth. Thus the smaller diffusivities are compensated for in part by the longer epitaxial growth times.

The dopant distribution throughout the structure changes significantly following a high temperature anneal step as shown in Fig. 3.19. After 10 minutes at  $1000^\circ \text{ C}$  the interface dopant concentration has increased to  $1.3 \times 10^{16} \text{ cm}^{-3}$ .

### 3.4.2 3-D CMOS Inverter Simulation

The three-dimensional shared gate CMOS inverter can be derived from the 3-D capacitor by changing the substrate to p-type, providing a thin gate oxide for the bottom device, and by implanting source and drain regions. The associated processing steps were simulated numerically. Figures 3.20 to 3.23 show the resulting dopant profiles for the four cross sections X1 to X4 as sketched in Fig. 3.1. The field oxide was grown to  $0.8 \mu\text{m}$  thickness and the substrate doped to about  $10^{16} \text{ cm}^{-3}$  at the interface. The high dopant concentration at the field oxide surface that can be seen in Fig. 3.20 stems from the (boron) stacked transistor source/drain and contact implant.

The arsenic implanted source/drain regions for the bottom (NMOS) device are about  $0.7 \mu\text{m}$  deep (Fig. 3.21). This is more than would be desired for a  $3 \mu\text{m}$  technology where typical values are in the range of  $0.2 \mu\text{m}$  to  $0.3 \mu\text{m}$ . The deep drive-in occurs mostly during the selective epitaxial growth and the stacked (PMOS) transistor source/drain drive-in. This dopant redistribution is an area of concern in designing sub-micron SEG processes.

The cross section of the shared drain region shows some outdiffusion of the arsenic drain into the SEG silicon (Fig. 3.22). The stacked (PMOS) transistor boron implanted drain reaches down to the arsenic implanted

bottom (NMOS) transistor drain, forming a  $p^+/n^+$  diode about  $0.7 \mu\text{m}$  from the top transistor surface. This diode can be useful in some circuits specifically designed around this process.

For the CMOS inverter, the gate oxide thickness was reduced to 50 nm, as is typical for a  $3 \mu\text{m}$  process. This leads to some problems at the stacked transistor electronic interface due to outdiffusion of phosphorus out of the heavily doped polysilicon gate, as shown in Fig. 3.23. The peak dopant density directly at the interface was about  $10^{18} \text{cm}^{-3}$  which would lead to a large threshold voltage. By counterdoping with boron it was possible to reduce the net active dopant concentration to the  $10^{16} \text{cm}^{-3}$  range.




Figure 3.20: Simulation of 3-D CMOS inverter, field oxide region




Figure 3.21: Simulation of 3-D CMOS inverter, source/drain region




Figure 3.22: Simulation of 3-D CMOS inverter, common drain (SEG) region




Figure 3.23: Simulation of 3-D CMOS inverter, gate/ELO region

## CHAPTER 4

### PROCESS DEVELOPMENT II: EXPERIMENTAL

#### 4.1 Introduction

Since device fabrication works with systems that are complex and cannot easily be described by mathematical means the introduction of new processing steps is by nature empirical. New process technologies have a higher probability of being successful if many of its steps have been proven elsewhere. In designing new processes, one has to concentrate on single steps and find criteria and methods by which the results of that step can be evaluated. Finally, all of the building blocks can be assembled to fabricate the intended new device structure.

The process technology developed in this work contained many procedures that are not part of established VLSI processing sequences. These steps have been identified in the previous chapter. This chapter deals with the experimental procedures employed to obtain a set of fabrication methods to build the 3-dimensional structures by ELO as discussed before. Four main areas of research were covered:


1. The fabrication of a reliable, high dielectric strength polysilicon oxide by thermal oxidation
2. The selective growth of epitaxial silicon films at low temperatures
3. The exploration of the parameter space for epitaxial depositions in the Purdue Solid State Laboratory epitaxy reactor
4. The investigation of the new interface created by the lateral epitaxial overgrowth of oxidized polysilicon.

Furthermore, to fabricate the 3-D CMOS inverter or 3-D PMOS stacked transistor a planarization scheme had to be developed.

## 4.2 Polysilicon

Polycrystalline silicon has been used in semiconductor manufacturing for over two decades. Its importance as gate and interconnect material for MOS processes has recently been complemented by applications in bipolar processes as well. Polycrystalline silicon played a key role in the development of high density, complex structure MOS devices. It allowed for the fabrication of self-aligned transistors, greatly reducing parasitics and increasing circuit density. More complex structures than were previously possible with metal gate electrodes were developed because polycrystalline silicon was compatible with common high-temperature silicon processing and could be conformally deposited over severe topography. In this section some of the more important aspects of polysilicon deposition, doping, and oxidation are reviewed, as far as it concerns the fabrication of state-of-the-art MOS devices.

Polycrystalline silicon is commonly deposited in a reactor operating at low pressures in the range of 100 mTorr. The deposition takes place by decomposition of a silicon-containing gas at the heated wafer surfaces. Silane is the most widely used source gas and pyrolyzes at high enough temperatures according to



The depositions are usually carried out at temperatures between 580 °C and 650 °C. At lower temperatures deposition rates become unpractically small while at higher deposition rates and in regular commercial reactor systems homogeneous (gas phase) reactions occur, resulting in a loosely adhering film and bad deposition uniformity. Also, as temperature is increased above 650 °C film surfaces become very rough. Deposition rates depend on the temperature as shown in Fig. 4.1 and the silane partial pressure. Since depletion of the source gas occurs as the gas moves down the tube over the wafers, a temperature profile has to be set such that uniform deposition is achieved from the wafers closest to the gas inlet to the wafers closest to the outlet. The temperature profile may have to be ramped by as much as 30 °C, thereby unfortunately also changing some of the polysilicon characteristics which are sensitive to deposition temperature.

The *in situ* doping of polysilicon is possible but can change the deposition rate. Boron doping increases the deposition rate while arsenic and phosphorus doping decreases it (see Fig. 4.2). The *in situ* doping of polysilicon has not found widespread use because of difficulties in maintaining film uniformity




Figure 4.1: Polysilicon growth rate as a function of temperature<sup>227</sup>




Figure 4.2: Polysilicon growth rate as a function of doping<sup>74</sup>

over a wafer and from wafer to wafer.

The fabrication of good quality  $\text{SiO}_2$  layers on top of polysilicon is essential for the fabrication of stacked gate structures. Such configurations were first used for EPROMs and EEPROMs.<sup>159-162</sup> Oxides grown thermally on polysilicon exhibit breakdown characteristics that are considerably worse than that of oxides grown on single crystalline substrates. While thermally grown oxides on substrates typically have breakdown field strengths of about 8 MV/cm, oxides on polysilicon may break down at 2 to 4 MV/cm. This causes problems in scaling processes that rely on polysilicon oxides as a gate dielectric.

One of the most extensive studies of the oxidation of polycrystalline silicon was done by E.A. Irene<sup>163</sup> *et al.*. They found that the polyoxide was not uniformly thick, with thinner oxide near to the previous polysilicon grain boundaries. They determined that intergranular oxidation occurred and led to an increase in surface roughness. When the polysilicon was doped with phosphorus prior to oxidation the surface was smoother than that of oxide on undoped films, and stress in the polysilicon film was significantly reduced. This was attributed to the enhanced mass flow of silicon in the presence of phosphorus.

High conductivity in polyoxides was first reported by DiMaria and Kerr.<sup>164</sup> The relationship between enhanced conductivity in polyoxides and surface asperities and oxide thickness undulations was then established by Anderson and Kerr.<sup>165</sup> This understanding led to the development of methods that aimed at the fabrication of polyoxides with few and shallow asperities. It has been demonstrated<sup>166</sup> that one can increase the quality of the oxide by oxidizing a layer of amorphous silicon instead of polycrystalline silicon. The small grain size prior to oxidation results in rapid recrystallization during the first few moments at the elevated temperature of the oxidation cycle. The surface however remains smooth, with roughness in the order of the small cluster size of the amorphous silicon. Shinada<sup>167</sup> *et al.* studied the breakdown field dependence on the phosphorus concentration in the polycrystalline film and demonstrated an increase in the critical field with a pre-oxidation anneal. One of the highest strength polyoxides were reported by Alvi<sup>168</sup> *et al.*. They employed rapid thermal processing for the growth of polyoxide films.

While there is general consent that the critical electric field depends on the doping concentration in the polysilicon prior to oxidation, the optimum values vary depending on the kind of processing used. Shinada<sup>167</sup> *et al.*



found their highest strength oxide at a phosphorus concentration of  $6 \times 10^{20} \text{ cm}^{-3}$  while Alvi<sup>168</sup> *et al.* found a peak at  $1.4 \times 10^{20} \text{ cm}^{-3}$ , independent of dopant species, by employing rapid thermal processing. All authors found that oxidation at higher temperatures, above  $1100^\circ \text{ C}$ , yields higher critical electric fields. They attributed this to a partial reflow of matter at the surface as well as operation under diffusion-limited conditions that reduce the influence of crystal grain orientation dependence on the oxidation rate.

In this study experiments were conducted to investigate the breakdown electrical field strength of oxidized polysilicon with regard to dopant type, doping density, and polysilicon deposition temperature in our laboratory. No differences were observed between arsenic and phosphorus doped poly. For a doping concentration of  $7 \times 10^{20} \text{ cm}^{-3}$ , critical electric fields of about 4 MV/cm were measured, (from I-V characteristics of Fig. 5.7). This field was estimated from the voltage at which the current density reached  $1 \text{ nA/mm}^2$  divided by the measured thickness of the oxide. The resulting poly sheet resistance was about  $50 \Omega/\square$  and thereby suited for circuit applications.

### 4.3 Oxide Degradation During SEG

In SOI by ELO, the polysilicon gate oxide of the top device functions at the same time as the masking oxide. The integrity of this thin oxide is essential for the fabrication of the stacked shared gate structures as illustrated in Fig. 3.1.

Investigations of the effect of post-oxidation anneals (POA) on the breakdown characteristics of thin, thermally grown oxides showed that a considerable number of oxide defects can be induced when the anneal is carried out in an oxygen free or oxygen deficient ambient.<sup>169,170</sup> Such conditions can exist in epitaxial reactor systems, where the amount of residual water vapor and oxygen has to be minimized to obtain material of good crystalline quality. Initial experiments with polyoxides exposed to selective epitaxial growth ambients at  $950^\circ \text{ C}$  showed that oxides less than about 150 nm thick had extremely small breakdown fields, as shown in Table 3. In an additional experiment the same basic behaviour was observed for oxides on bulk substrates. This prompted a systematic study to understand the mechanism of this oxide deterioration and to find a solution so that work towards fabrication of a three-dimensional stacked device could continue.

In this study the effect of  $\text{H}_2$ ,  $\text{H}_2\text{-HCl}$ , and  $\text{SiCl}_2\text{H}_2\text{-HCl-H}_2$  ambients at  $950^\circ \text{ C}$  and 150 Torr, conditions typical for SEG, on the electrical breakdown

Table 3

Polyoxide leakage at 5V Bias after 40 min. exposure to SEG ambient at 950 ° C and 150 Torr.

Oxide Thickness	Leakage
40 nm	2.6 mA/cm <sup>2</sup>
60 nm	1.8 mA/cm <sup>2</sup>
100 nm	2.3 mA/cm <sup>2</sup>
200 nm	49 pA/cm <sup>2</sup>

characteristics of thin, thermally grown oxides was investigated. Metal-oxide-semiconductor capacitors were built on 100  $\Omega$ -cm, n-type <100>-oriented silicon wafers. The wafers were cleaned in solutions of hot H<sub>2</sub>SO<sub>4</sub> - H<sub>2</sub>O<sub>2</sub> and buffered HF and then oxidized in dry O<sub>2</sub> at 1100 ° C to form oxides from 60 to 120 nm thick. Oxide thicknesses were measured by ellipsometry. The wafers were divided into four groups, each group containing oxides of nominal 60 nm, 80 nm, 100 nm, and 120 nm thickness. To investigate the effect of the various gas components of the ambient used in SEG, these groups were subjected to different processing steps.

The first set of four (group I) was metallized with a layer of less than 300 nm of Al-Si in a sputtering system, patterned, and annealed at 450 ° C in dry N<sub>2</sub> for 20 minutes. These wafers served as a standard against which the other wafers were compared.

The second set of wafers (group II) was placed into an inductively heated, pancake type epitaxy reactor. The temperature was ramped to 900 ° C, with H<sub>2</sub> as the only gas introduced into the reaction chamber. After a 5 minute bake at 900 ° C at atmospheric pressure, the temperature was raised to 950 ° C and the chamber pressure lowered to 150 Torr. H<sub>2</sub> was still the only gas introduced into the chamber. The wafers were subjected to these conditions for 20 minutes, after which they were taken out of the reactor. The wafers were metallized, patterned, and annealed as described for the control set (group I).

The third group of wafers (group III) was subjected to the same procedure as the second group, with the exception that HCl was introduced into the chamber in addition to the H<sub>2</sub> during the 20 minute bake at 950 ° C at 150 Torr. The HCl partial pressure was about 3 Torr. These wafers were also metallized, patterned, and annealed.

The fourth set of wafers (group IV) was placed into the epitaxy reactor and a complete selective epitaxy run was carried out. The epitaxy cycle consisted of an *in situ* 5 minute H<sub>2</sub> bake at 900 ° C at atmospheric pressure. Then the temperature was ramped to 950 ° C and the pressure lowered to 150 Torr. HCl and SiCl<sub>2</sub>H<sub>2</sub> (DCS) were added as reactant gases. The partial pressures of these gases were in the order of 1 Torr. All runs were carried out for 20 minutes such that no polysilicon nucleated on the oxide surface. After the epitaxy the wafers were metallized, patterned, and annealed as described above.

Some wafers were prepared at Harris Semiconductor, Applied Materials, and at the Institut für Mikroelektronik for control purposes. They were subjected to the same conditions as were the four groups already mentioned, with the exception that radiant heated barrel reactors were employed to perform the epitaxy.

For all our runs, the water vapor content in the H<sub>2</sub> carrier gas was below 1 ppm. Temperatures were measured with an optical pyrometer and corrected for both the emissivity of the substrates and the absorption in the bell jar glass windows.

The breakdown field distribution for each wafer was acquired by stressing the test capacitors with a stair case current ramp and detecting the voltage at which irreversible breakdown of the oxide took place.<sup>171,172</sup> To compute the field, the voltage was divided by the respective oxide thickness. The test device was a rectangular capacitor with an area of  $9 \times 10^{-4} \text{ cm}^2$ . Each wafer contained 150 of these capacitors. The oxide quality was expressed in terms of the two statistical parameters,  $\bar{E}$  the average breakdown field, and the defect density D given by the following relations<sup>173-175</sup>

$$\bar{E} = \frac{1}{N} \sum_{i=1}^N E_i \quad (4.2)$$

$$D = -\frac{1}{A} \ln Y \quad (4.3)$$

where A is the gate electrode area and Y is the fraction of devices with breakdown fields greater than 6 MV/cm. The defect densities calculated from the




Figure 4.3: Yield by processing group for oxides of different thickness

Poisson distribution (4.3) were within 5% of those calculated by the more exact binomial distribution formula, for the observed yields and sample size of this study.

Table 4

Average breakdown field  $\bar{E}$ , defect density  $D$ , and standard deviation of breakdown field  $\sigma$  for the four different groups of 80 nm oxides.

Group	$\bar{E}$ [MV/cm]	$D$ [cm <sup>-2</sup> ]	$\sigma$ [MV/cm]
Control (I)	8.1	29	0.94
H <sub>2</sub> bake (II)	5.28	703	3.12
H <sub>2</sub> + HCl (III)	7.72	129	2.25
Selective Epitaxy (IV)	2.27	1433	3.36

Figure 4.3 plots the yield for the four different groups of wafers. As expected, the control wafers (group I) yield almost 100% good devices and an  $\bar{E}$  of 8 MV/cm. The yield decreases noticeably for wafers baked in H<sub>2</sub> and HCl at 950 °C and 150 Torr for 20 minutes (group III), and even more when SiCl<sub>2</sub>H<sub>2</sub> (DCS) was added to the ambient (group IV). Thinner oxides are more severely affected than thicker ones. The low yield observed for the wafers of group II (just H<sub>2</sub> bake) might have been caused by problems in the cleaning process before oxidation.

In Figs. 4.4 through 4.7 the breakdown field distributions for the four groups of 80 nm oxides are given. One can observe a slight increase in devices with low breakdown fields after the H<sub>2</sub>-HCl bake. The only peak in the distribution originates from the good devices at fields of about 8 MV/cm. After 20 minutes of selective epitaxy the distribution has shifted. More than half of the devices are short circuited. There are a few capacitors with breakdown voltages somewhere between 0 and 8 MV/cm; about 30 % of the devices break down at fields greater than 6 MV/cm. Qualitatively equivalent results were obtained from the wafers processed in the industrial facilities. However, there the yield was generally higher. In the following discussion these results will be correlated with those obtained by other researchers in related areas.




Figure 4.4: Breakdown field distribution for 80-nm control oxides (group I)




Figure 4.5: Breakdown field distribution for 80-nm H<sub>2</sub> bake oxides (group II)




Figure 4.6: Breakdown field distribution for 80-nm H<sub>2</sub> + HCl oxides (group III)




Figure 4.7: Breakdown field distribution for 80-nm H<sub>2</sub> + HCl + DCS oxides (group IV)




Figure 4.8: Regions of silicon dioxide growth as a function of oxygen partial pressure and temperature<sup>177</sup>





Figure 4.9: Regions of silicon dioxide growth as a function of water vapor partial pressure and temperature<sup>176</sup>



On a clean silicon surface, etching occurs in the presence of oxygen or water vapor when the  $O_2$  or  $H_2O$  partial pressures are smaller than the equilibrium partial pressure of  $SiO$  <sup>176,177</sup> which is a strong function of temperature, as illustrated in Figs. 4.8 and 4.9. At  $950^\circ C$ , partial pressures of  $O_2$  or  $H_2O$  of less than about 0.5 mtorr lead to etching of exposed silicon by formation of volatile  $SiO$ .

In the  $Si-SiO_2$  system, formation of  $SiO$  can occur via the disproportionation reaction



for sufficiently low  $O_2$  and  $H_2O$  partial pressures at the reaction site. Such conditions have been achieved in the investigation of post-oxidation anneals of thermally grown  $SiO_2$  by Hofmann *et al.* <sup>169,170</sup> They reported that between  $750^\circ C$  and  $1100^\circ C$  oxide decomposition was non-uniform, initiated at nucleation sites and resulting in voids in the oxide. Intentional damage to the silicon surface by Ar and Cu implantation before oxidation increased the number of voids in the oxide after annealing. <sup>178</sup> A similar observation was also made by Honda *et al.* when investigating the effect of Fe impurities at  $SiO_2/Si$  interfaces. <sup>179</sup> Some defects are not always electrically detectable. Lopez reported on defects that had electrical characteristics comparable to that of defect free oxide, but were chemically unstable. <sup>180</sup>

In silicon epitaxy one likes to minimize the amount of  $H_2O$  and  $O_2$  in the growth ambient, to obtain good crystalline quality material. Here the reaction described by (4.4) is used to remove native oxide from the growth surface during the *in situ* precleaning step. In SEG, this can result in an undercut of the masking oxide layer at the  $Si-SiO_2$  interface. <sup>147</sup>

At  $950^\circ C$ , the following conditions must be met for reaction (4.4) to occur at measurable rates: the  $H_2O$  or  $O_2$  partial pressures have to be lower than 0.5 mtorr, silicon must be supplied to the reaction site, and the reaction product  $SiO$  must be able to leave the reaction site. For the POA investigations, Hofmann *et al.* suggested that in their case the last two conditions were met by enhanced diffusion of Si or  $SiO$  at defects in the oxide. Tabe <sup>181</sup> demonstrated uniform etching of oxide films in ultra-high vacuum when he supplied silicon by sputtering from a polysilicon target. For the removal of native oxide and undercut of masking oxide, silicon is available from the substrate.

In the Purdue epitaxy system, all three conditions were met. Water content in the feed gas was always less than 1 ppm (typically 0.4 ppm). For a deposition pressure of 150 Torr, that would translate into a water vapor partial pressure of about 0.2 mtorr, which at 950 °C is less than the equilibrium partial pressure of SiO.

The oxides that were treated in the epitaxy reactor with just H<sub>2</sub> or H<sub>2</sub> and HCl can be compared to those that went through the POA procedures as described by others. Here oxide decomposition would begin at weak points in the oxide, that may be caused by pre-oxidation substrate defects as well as post-oxidation contamination. It is not entirely clear whether the oxide decomposition starts at the Si-SiO<sub>2</sub> interface or at the surface. In either case, the proposed enhanced diffusion of either Si or SiO at electrically undetectable defect sites may be the reason for the observed void formation.

The oxides that went through a regular selective epitaxy, with DCS as the silicon source gas, exhibit a large number of defects. Here additional silicon is supplied to the oxide surface from the gas phase, by decomposition of the silicon source gas DCS at the hot surface. The abundance of Si can accelerate reaction (4.4), leading to higher defect densities. In addition, the reaction product SiO is easily transported away from the reaction site at the oxide surface.

Taking the equilibrium partial pressure of SiO as the dividing line between the region of oxide decomposition and oxidation, Fig. 4.10 shows the critical reactor pressure as a function of deposition temperature, with the carrier gas moisture content as a parameter. The regions right of the curves denote the conditions under which defects can be induced by oxide decomposition. One can see that the critical conditions fall right into a range where selective epitaxial depositions are commonly carried out. For depositions at 150 Torr and a moisture content of 1 ppm, the maximum allowable deposition temperature would be about 920 °C.

This study gave evidence that thin, thermally grown silicon dioxide films decompose during selective epitaxy, similar to the defect formation seen after high-temperature annealing. The etching of oxide, which was non-uniform, was enhanced significantly by the presence of DCS as a silicon source gas. The water vapor and oxygen free environments necessary to obtain high crystal quality epitaxial silicon pose a problem for thin (<200 nm) oxide films during SEG and ELO. The critical partial pressures of water vapor or O<sub>2</sub> for oxide etching to occur depend exponentially on temperature. For smaller




Figure 4.10: Critical conditions for oxide decomposition by SiO formation to take place

temperatures smaller partial pressures are required for oxide decomposition to take place. Thus, the problem of oxide degradation could be solved by depositing the epitaxial silicon at lower temperatures or by chemically stabilizing the masking oxide layer by nitridation. This last method does however require equipment that is not available in most VLSI laboratories and was therefore not considered any further.




Figure 4.11: Yield for 3-D capacitors with epitaxy grown at 860 °C, 900 °C, and 950 °C

To test the proposed explanation of the oxide degradation mechanism stacked capacitors as shown in Fig. 3.4 were built where the epitaxy was carried out at three different temperatures, namely 860 °C, 900 °C, and 950 °C. The respective yields are plotted in Fig. 4.11. It can be seen that there are a large number of functional devices when the epitaxy was carried out at 860 °C. At 900 °C the yield dropped considerably, and at 950 °C there were no functional devices. For the 860 °C and 900 °C runs operating conditions were such that they were just outside the shaded areas in Fig. 4.10. For the epitaxy run done at 950 °C conditions were such that the operating point was well inside the respective shaded area.

#### 4.4 Silicon Epitaxy

As had become evident from the study on gate oxide integrity, a good quality, intact gate oxide for the stacked device necessitated the development of an SEG procedure by which silicon of good crystalline quality could be grown at low temperatures. As epitaxy is carried out at lower temperatures, material quality usually deteriorates. To successfully develop the proposed three-dimensional technology a detailed understanding of the mechanisms that cause this deterioration as well as an understanding about the limitations in SEG with regard to low temperature were essential. For that reason the relationship between material quality, pre-clean procedures, deposition temperatures, deposition pressures, and epitaxial silicon quality was studied.

A second area of concern was the determination of deposition parameters for selective epitaxy as well as an understanding of the deposition process itself. Selectivity, growth rate uniformity, temperature dependence, and loading effects need to be considered when exploring the parameter space. This part of the study was conducted in collaboration with the School of Chemical Engineering at Purdue.

##### 4.4.1 Crystalline Quality


Future high performance integrated circuits will require smaller geometries in lateral as well as vertical dimensions and abrupt transitions in dopant concentration between adjacent single crystalline layers. These requirements cannot be met by conventional high-temperature ( $>1000^{\circ}\text{C}$ ) epitaxy. Goals in developing a reduced-temperature epitaxy are to minimize dopant outdiffusion and autodoping, to reduce dopant redistribution and temperature related stressing, minimize pattern distortion, achieve good uniformity, and to obtain defect free material. For the process developed in this work low-temperature epitaxy was essential to maintain the integrity of the stacked device gate oxides.

A considerable amount of research has been done on low-temperature epitaxy. Meyerson *et al.*<sup>182,183</sup> have demonstrated that device quality material can be obtained at temperatures as low as  $750^{\circ}\text{C}$  in an ultra-high vacuum epitaxy system. Donahue and Reif<sup>184</sup> employed plasma in their studies of low-temperature epitaxy. L. Vescan *et al.*<sup>185</sup> achieved good quality material in a specially designed ultra-high vacuum reactor down to  $760^{\circ}\text{C}$ . In commercially available reactor systems, Borland and Drowley<sup>34</sup> and Drowley and

Turner <sup>186</sup> were able to grow device quality epitaxial layers in the pressure range of 10 to 100 Torr and at temperatures of about 850 ° C.

In this study experiments were conducted that elucidate the importance of the background water vapor and oxygen levels in the epitaxial growth environment, as previously demonstrated by Meyerson for an ultra-high vacuum reactor. The results from Ghidini and Smith <sup>176,177</sup> on Si/O<sub>2</sub>/H<sub>2</sub>O/SiO<sub>2</sub> equilibrium data were applied to define an operating range for commercially available epitaxy reactor systems where good crystalline quality material can be grown.

In their investigation of the interaction of H<sub>2</sub>O and O<sub>2</sub> with Si(111) and (100) surfaces, Ghidini and Smith showed that there exist critical pressures for water vapor and oxygen below which etching of silicon by the reactions



and



takes place. For partial pressures of water vapor or oxygen higher than these critical pressures, oxidation of silicon occurs. For temperatures greater than about 1000 ° C, the critical partial pressures for water vapor,  $P_c(\text{H}_2\text{O}, T_s)$ , are one order of magnitude higher than those for oxygen,  $P_c(\text{O}_2, T_s)$ . However, for temperatures less than 950 ° C,  $P_c(\text{H}_2\text{O}, T_s)$  and  $P_c(\text{O}_2, T_s)$  are about equal.  $P_c(\text{O}_2, T_s)$  can be expressed as

$$P_c(\text{O}_2, T_s) = 4.4 \times 10^{12} \exp(-3.93\text{eV}/k_B T_s) \text{ torr} \quad (4.7)$$

where  $k_B$  is Boltzmann's constant and  $T_s$  is the silicon surface temperature in degrees Kelvin.<sup>177</sup>

For a given deposition pressure, one can thus compute a critical preclean and growth temperature as a function of moisture and oxygen content in the H<sub>2</sub> carrier gas, provided it is the dominant source for these contaminants. This is illustrated in Fig. 4.12. For example, if one has a known moisture plus oxygen content of 1 ppm in the H<sub>2</sub> carrier gas, and the reactor can be operated at a minimum pressure of 25 Torr, the minimum deposition temperature to obtain good crystal quality material would be 875 ° C.

Employing the basic chemical equilibrium data for the Si/O<sub>2</sub>/H<sub>2</sub>O/SiO<sub>2</sub> system, as interpreted in Fig. 4.12, experiments were conducted to demonstrate the importance of the parameters mentioned for epitaxial preclean and growth. The substrates used were 3" <100> crystal orientation n-type silicon




Figure 4.12: Critical temperature vs carrier gas moisture content, with reactor chamber pressure as a parameter

wafers, which were oxidized to 80 nm thickness, and patterned to open seed areas. After the wet etching in buffered HF solution, the substrates were cleaned in a hot hydrogen peroxide/sulfuric acid solution followed by a rinse in de-ionized water. They were then dipped in a dilute HF solution to remove native oxide, rinsed again in de-ionized water, dried, and transferred into the epitaxy reactor not later than one hour after the wet clean. The hydrogen carrier gas introduced into the reactor was cleaned by a catalytic converter and dryer positioned close to the reactor chamber. The dew point of the hydrogen before it went into the reactor was monitored for all runs. Temperatures inside the reactor chamber were measured by means of a pyrometer, corrected for the emissivity of silicon. Dichlorosilane was used as silicon source gas, and HCl was added to achieve selective growth. Material characterization was done by scanning electron microscopy (SEM) and Secco defect etching.

Two sets of experiments were carried out. The first set was to investigate the effect of water vapor and oxygen partial pressures on the preclean. The second set was to explore the limits of low defect density crystal growth for the reactor.

The preclean consisted of a 5 minute bake in hydrogen at the temperature and pressure indicated. The bake was followed by a 30 second *in situ* HCl etch to emphasize the effects of any residual native oxide. This led to uniform etching in areas where the native oxide was removed, and gave the appearance of a pitted surface in case of incomplete native oxide removal.<sup>187</sup> Table 5 gives the results for the matrix of preclean experiments. Note that the last three entries are at temperatures above the minimum, as shown in Fig. 4.12, and result in excellent cleaning. Figure 4.13 and Fig. 4.14 show SEM pictures of the surface after a preclean above and below the critical temperature, respectively, for the given preclean pressure and moisture content. The surface in Fig. 4.14 was etched by the HCl only in some places where oxide existed and is therefore pitted.

For all growth experiments, the preclean conditions were the same and such that a clean un-pitted surface resulted prior to growth. Growth was carried out for 30 minutes. Table 6 presents the results for various growth runs. Note that the first entries are well above the minimum required temperature. It is observed that good crystal quality epitaxy (in this case selective) was also grown at 890 °C and 150 Torr. At 860 °C a high number of hillocks due to local oxidation during the growth was visible.






Figure 4.13: SEM of a seed precleaned at 150 Torr, above the required minimum temperature (point 2 in Fig. 4.12)




Figure 4.14: SEM of a seed precleaned at 760 Torr, just below the required minimum temperature (point 1 in Fig. 4.12)




Figure 4.15: SEM of growth at 150 Torr, above the required minimum temperature (point 4 in Fig. 4.12)




Figure 4.16: SEM of growth at 150 Torr, below the required minimum temperature (point 3 in Fig. 4.12)

Figures 4.15 and 4.16 show growth above and below the critical temperature, respectively, for a deposition pressure of 150 Torr and the moisture content in that particular run. Note that the numbers in Fig. 4.12 refer to Figures 4.13 to 4.16. Points 2,3, and 4 have to be related to the curve for 150 Torr, while point 1 has to be related to the curve for 760 Torr.

The experimental results strongly support the assumption that the limitations of growth in commercial reactor systems at low temperature are indeed governed by the water vapor and oxygen background pressure during preclean and growth. In order to establish a reduced temperature epitaxy deposition procedure one has to first determine the background partial pressure of moisture and oxygen in the reactor chamber. In case of a leak-tight system, the moisture content in the chamber can be approximated by measuring the dew point of the carrier gas, which is often easier than the measurement of H<sub>2</sub>O and O<sub>2</sub> partial pressures inside the reactor. Depending on the low pressure limit of the reactor, one can then pick the minimum deposition temperature from Fig. 4.12. Low partial pressures of oxygen and water vapor can be achieved by low pressure deposition systems, point-of-use purification of the gases, or both. For commercial reduced pressure CVD systems, the lower temperature limit at 0.1 ppm residual moisture and oxygen, and a minimum deposition pressure of 10 Torr, would be about 810 °C. This agrees with the deposition at the lowest temperature reported to obtain defect free silicon in a commercial epitaxy reactor system. The low temperature limit for the Purdue reactor was determined to be about 890 °C.

**Table 5**

Preclean experiment matrix.

Temperature	Pressure	Moisture Cont.	Visual Appearance
950 ° C	760 Torr	0.42 ppm	pitting
950 ° C	150 Torr	0.21 ppm	good
920 ° C	150 Torr	0.26 ppm	good
880 ° C	150 Torr	0.14 ppm	good

**Table 6**

Growth experiment matrix.

Temperature	Pressure	Moisture Cont.	Hillocks
950 ° C	150 Torr	0.21 ppm	4 cm <sup>-2</sup>
920 ° C	150 Torr	0.26 ppm	3 cm <sup>-2</sup>
890 ° C	150 Torr	0.14 ppm	50 cm <sup>-2</sup>
860 ° C	150 Torr	0.22 ppm	>1000 cm <sup>-2</sup>

**Table 7**

Defects delineated by Secco etching

Prebake Temperature	Prebake Pressure	Deposition Temperature	Deposition Pressure	Defects cm <sup>-2</sup>
930 ° C	150 Torr	860 ° C	150 Torr	10 <sup>5</sup>
930 ° C	150 Torr	890 ° C	150 Torr	10 <sup>4</sup>
950 ° C	150 Torr	900 ° C	150 Torr	10 <sup>6</sup>
950 ° C	150 Torr	950 ° C	150 Torr	10 <sup>3</sup>
900 ° C	760 Torr	950 ° C	150 Torr	10 <sup>4</sup>
900 ° C	760 Torr	1000 ° C	150 Torr	10 <sup>5</sup>

#### 4.4.2 Growth Rate Characteristics

In the last sections two key issues were investigated that were absolutely crucial for 3-D CMOS device fabrication by ELO: the fabrication of high dielectric strength polyoxides that hold up to the environment of SEG, and the epitaxial growth of monocrystalline silicon with few defects at low temperatures. The experiments conducted in this context helped to define regions of operation for the Purdue epitaxy reactor. In addition to masking oxide integrity, morphology, and silicon crystalline quality, the dependence of growth rates on reactor parameters such as feed gas composition, temperature, total gas flow etc. was viewed as important for the process design.

Initial experiments had indicated that there existed gross non-uniformities in growth rates across wafers. Such non-uniformities are difficult to tolerate in device and circuit fabrication. The experiments discussed in the following attempted to gain a better understanding for the cause of growth rate variations across a wafer. The goal of this research was to define a set of parameters where non-uniformities were minimized.

##### 4.4.2.1 Reactor Description

The Gemini I epitaxy reactor in the Purdue Solid State Laboratory is an inductively heated pancake reactor with capability for reduced pressure operation, manufactured by Gemini Research Inc.. A cross section is shown in Fig. 4.17. The round graphite susceptor measures 46 cm in diameter and can accommodate 21 three inch wafers and 2 two inch wafers. The susceptor is factory coated with a silicon carbide film. A polysilicon film of at least 10  $\mu\text{m}$  thickness is deposited across the susceptor before any epitaxy is carried out. This film is periodically removed and redeposited to remove contaminants and to inhibit the outdiffusion of contaminants from the graphite susceptor. Wafers are placed on the susceptor in recessed spherically grooved pockets. During operation the susceptor rotates counterclockwise at 8 rpm. The temperature of the susceptor is controlled by a closed loop system consisting of a pyrometer, focused on the susceptor, the temperature control unit where set points, ramp rates etc. can be entered, and the 500 kW high frequency generator that delivers its power over a water cooled transmission line to the induction coils embedded in quartz glass and placed underneath the rotating susceptor. The distance between the induction coils and the susceptor can be adjusted to optimize the temperature profile across the susceptor. The pyrometer is adjusted for an emissivity of 0.6, that of silicon. The minimum




Figure 4.17: Cross section of the Purdue Gemini I reactor

temperature that can be measured is about 650 ° C.

The reaction chamber is composed of a stainless steel bottom plate and a mobile bell jar made out of quartz glass. For loading or unloading of wafers the bell jar is lifted up to give access to the susceptor. During operation the bell jar is air cooled while the bottom plate and walls of the reactor housing are water cooled.

Exhaust gases are pumped off through an outlet in the bottom plate underneath the susceptor. The vacuum pump has a throttle valve regulated by a pressure controller. During operation, the pressure inside the reaction chamber can be reduced down to 150 Torr. This lowest-pressure limit is given by the onset of arcing and plasma generation of the carrier gas by the induction coils at the high voltages and powers employed. Arcing can lead to a partial destruction of the quartzware and the rf generator.

Four gases are connected to the reactor: dry nitrogen, hydrogen, dichlorosilane, and hydrochloric acid. The hydrogen is purified by a catalytic converter and drier to remove oxygen and moisture before it enters the reaction chamber. The other gases are introduced as they come out of their storage tanks.

The growth experiments were carried out on (100) and (111) n-type silicon substrates. The wafers were initially cleaned in a hot  $\text{H}_2\text{SO}_4/\text{H}_2\text{O}_2$  solution. After a thorough rinse in de-ionized water and a blow-dry with dry nitrogen they were transferred to an oxidation furnace. Oxidation temperatures were usually 1000 ° C and oxidation took place in a steam atmosphere. Subsequently the substrates were patterned. For the (100) wafers, the edges of the rectangular pattern were oriented along the  $\langle 100 \rangle$  directions and all wafers were placed in the reactor such that the [001] direction was aligned parallel to the radial of the round susceptor. The seed areas were opened by wet etching in buffered HF solution. Just prior to the epitaxy the wafers were cleaned again in organic solvents followed by a soak in a hot  $\text{H}_2\text{SO}_4/\text{H}_2\text{O}_2$  solution. The wafers were rinsed off again in de-ionized water and dipped in a dilute HF solution to remove native oxide. After an additional rinse in de-ionized water and drying with dry nitrogen the wafers were transferred directly into the epitaxy reactor. In a hydrogen ambient at atmospheric pressure, the wafers were heated up to 920 ° C or the following deposition temperature, whatever was higher, and subjected to a 5 minute bake to remove any native oxide from the wafer surface. Subsequently the susceptor temperature was brought to the desired deposition temperature, HCl was introduced, and

the substrates were etched for 30 seconds. Thereafter the chamber pressure was reduced to 150 Torr and DCS was added to commence with the deposition. The typical duration of growth was 20 minutes. In some instances this scheme was slightly modified; in particular the cleaning cycle was modified in later stages of the investigation and then always took place at the reduced pressure of 150 Torr.

For each of the wafers, SEG/ELO growth measurements were taken at 12 different points using a Tencor Alpha-Step profilometer and averaged. The absolute experimental error for growth measurements using this instrument was estimated to be 10 nm. The seed window geometries and locations within each die measured for intra-wafer or inter-wafer growth rate comparisons were identical.

#### 4.4.2.2 Reactor Feed Composition Dependence

In the past various researchers have investigated the dependence of growth rates on the ratio of HCl/DCS partial pressures in the feed for different reactor types and geometries. For the pancake type reactor, we have studied this dependence for a total gas flow of 60 standard liters per minute (slm), a temperature of 950 ° C, and a deposition pressure of 150 Torr.

Most investigations reported in the literature proceeded by fixing the DCS flow rate while varying the HCl flow. The resulting growth rates project a linear dependence between growth and the HCl/DCS flow rate ratio in the feed gas. Qualitatively, as the amount of HCl is increased growth rates decrease. The increase of DCS causes a corresponding increase in growth rates. The HCl/DCS ratio is often taken as the figure of merit; the higher this ratio the less growth is expected. However, we found that the HCl/DCS ratio cannot be used to compare results from experiments where the DCS flow rate was changed. In such cases even higher ratios of HCl/DCS can lead to higher growth rates instead to lower growth rates, as shown in Fig. 4.18. M. Kastelic<sup>140</sup> has instead devised the measure as the quantity  $\text{HCl}^2/\text{DCS}$  which is a more accurate figure to compare results from different experiments, as illustrated in Fig. 4.19.

For the pancake type reactor investigated we found a considerable change in growth rates along the radial direction across the susceptor (Fig. 4.20). Growth rates dropped basically independent of feed composition from the outside of the susceptor towards the inside. A maximum existed close to the perimeter of the susceptor, and a minimum close to the center. The absolute






Figure 4.18: Growth rate vs. HCl/DCS ratio of feed




Figure 4.19: Growth rate vs. HCl<sup>2</sup>/DCS ratio of feed




Figure 4.20: Growth rate profile for various feed gas compositions




Figure 4.21: Non-uniformity as a function of feed gas composition

difference between maxima and minima was only a weak function of the absolute growth rate. However, as soon as net zero growth or etching was approached the slope in the curve went to zero and the profile became much more uniform.

The amount of non-uniformity decreased as growth increased, as is evident from Fig. 4.20. If non-uniformity is defined as

$$\% \text{Non-Uniformity} = \frac{GR_{\max} - GR_{\min}}{GR_{\max} + GR_{\min}} \times 100 \quad (4.8)$$

where  $GR_{\min}$  and  $GR_{\max}$  represent the minimum and maximum growth rates respectively, measured along the radial of the susceptor, and if this quantity is plotted vs. the  $HCl^2/DCS$  ratio of the feed, as shown in Fig. 4.21, it turned out that the most uniform films were obtained right in the transition region of selective growth and polynucleation on the masking oxide. Uniformity was worst close to average net zero growth.

Selective epitaxial growth can be viewed as the result of a deposition reaction and a competing etching reaction by  $HCl$ . To investigate the contribution of the etching reaction to growth rate non-uniformity independently an experiment was conducted where no  $DCS$  and only  $H_2$  and  $HCl$  were introduced into the reaction chamber. The resulting etch rate profile is illustrated in Fig. 4.22. Etch rate uniformity appears to be much better than growth rate uniformity when growth is carried out on a comparable wafer under selective conditions.

#### 4.4.2.3 Masking Oxide Dependence

Preliminary experiments had indicated that there was a dependence of growth rates on masking oxide thickness. Even though the technological implications of this effect weren't viewed as too significant, some effort was expended to understand the nature of this dependence and to investigate a possible dependence of growth rate uniformity on oxide thickness.

In this series of experiments, each epitaxial run included three groups of two wafers with oxides of 80 nm, 460 nm, and 870 nm thickness. One run included wafers with oxides of 80 nm, 300 nm, 460 nm, 550 nm, 730 nm, and 870 nm thickness. Oxide thickness was determined by ellipsometry and profilometer scans. In some of the runs (111) oriented wafers were also included for comparative purposes.




Figure 4.22: Etch rate profile at 950°C and 150 Torr

To observe the behaviour of growth in an "active area" type region, with a recessed thin (80 nm) oxide enclosed by thick (900 nm) field oxide, and to investigate the possibility of uniform growth out of seeds defined by masking oxides of different thickness, the structures illustrated in Figs. 4.23 and 4.24 were included on the test mask. The width of the thin oxide region varied from 50 to 400  $\mu\text{m}$ , to investigate the effect of local oxide thickness on surface diffusion. The seed windows for these structures were kept at a fixed size. In an additional experiment, the thick and thin oxides in Fig. 4.23 were interchanged, as illustrated in Fig. 4.24.

To distinguish the effects of radiant heat transfer and heat transfer by conduction, some wafers had thick oxides ( $> 350$  nm) on their backside, which increased the heat resistance from the susceptor to the wafer front surface. In addition, some wafers were included that were just 0.5 mm thick, while all others were 0.7 mm thick. In all cases the test pattern was identical.

The experimental error was dominated by the accuracy of the oxide thickness and epitaxial growth rate measurements. The total relative measurement error was less than  $\pm 2$  percent.




Figure 4.23: Oxide thickness characterization test pattern cross section




Figure 4.24: Oxide thickness characterization inverted test pattern

Figure 4.25 shows the growth rate plotted as a function of the oxide thickness for several different reactant partial pressures. In these experiments the oxide was of uniform thickness across the measurement pattern. The growth rate dropped noticeably with increasing masking oxide thickness from 80 nm oxides to the next larger value. The differences in growth rates between all following data points were considerably smaller.

The total amount of growth rate reduction was a function of the input HCl and DCS gas partial pressures and thereby of the absolute growth rate, as shown in Fig. 4.25. The absolute change in growth rate with oxide thickness became larger with higher growth rates, i.e. smaller values of  $F$ , which was defined as the HCl mole fraction squared to the mole fraction of DCS. However, the relative (percentage) difference between the 80 nm growth rate and the 870 nm growth rate was larger for smaller growth rates, i.e. larger values of  $F$ . For the lowest value of  $F$ , the growth rate was  $0.28 \mu\text{m}/\text{min}$  for 80 nm oxides and it dropped to  $0.19 \mu\text{m}/\text{min}$  for the 870 nm oxide; a change of 30 %. The variation between the 80 nm oxide and the 300 nm oxide amounted to 25 %. For the highest HCl input partial pressure, (also highest value of  $F$  in Fig. 4.25) the variation between the thickest and thinnest oxides was 50%. A consistent dependence of growth rate uniformity on masking oxide thickness was not observed.

Oxides grown on the wafer backsides did not influence growth rates, even though oxide has a much smaller thermal conductivity than silicon. In addition, wafer thickness did not have any measurable effect on growth rates.

For the structure in Fig. 4.23, growth rates from seeds in the thin oxide windows were the same as those for seeds in the thick field oxide. Growth rates for the thick oxide seeds in the structure of Fig. 4.24 were the same as those for seeds in the thin field oxide. For either structure, the "active area" window size did not have any measurable effect on growth rates. Growth rates for the oxide structures in Fig. 4.23 and 4.24 were not affected by the different oxide thickness in the windows, but instead determined by the large area field oxide thickness.

A significant temperature difference can exist between the wafers and the susceptor, the susceptor being up to  $40^\circ\text{C}$  hotter than the wafers. Also a steep temperature profile in the vertical direction can exist above the susceptor<sup>103</sup> Heat transfer to the wafer proceeds by radiation and conduction, while heat transfer from the wafer is by convection, conduction, and radiation.




Figure 4.25: Growth rate as a function of masking oxide thickness




Figure 4.26: Growth rate as a function of masking oxide thickness compared to a model where only thermal conduction is considered

The dependence of growth rates on oxide thickness, as plotted in Fig. 4.25, must be related to the wafer surface temperature, since all wafers of each curve were subjected to identical conditions. Also, the percentage change in growth rates for wafers with thin oxides to wafers with thick oxides was larger for smaller growth rates, being consistent with the observed temperature sensitivity of growth rates, which is largest for small growth rates.<sup>140</sup>

Three mechanisms can be identified for heat transfer: convection, conduction, and radiation. We can assume that heat transfer to the wafer from the heated susceptor is independent of the front surface oxide thickness. Thus, any change in front surface temperature has to be due to a difference in heat transfer through and away from the wafer. In the following we will discuss each mechanism independently.

It is unlikely that convection plays a major role in the observed effect. Since the reactor is operated at reduced pressure and high gas flow rates, forced convection, which is equal for all wafers, dominates over free convection. Furthermore, the convective heat transfer rate from wafers with lower surface temperature would always be smaller than from those with higher surface temperature, thereby counteracting the observed effect. Differences in convection thus cannot account for the increased drop in temperature over wafers with thicker oxides. Lower surface temperatures lead to smaller convective heat transfer rates, which in turn reduces the temperature drop across the thermal resistance of the substrate. For simplicity and as a worst case assumption, we can therefore treat the convective heat transfer rate away from the wafer surface as independent of oxide thickness in the temperature range of interest.

Considering heat transfer by thermal conduction, one has to investigate the thermal conductivity of the wafers perpendicular to the wafer surface. Assuming a simple one-dimensional model based on Fourier's law, one can write for the thermal resistance

$$R = K \left[ \frac{t_{\text{oxide}}}{k_{\text{SiO}_2}} + \frac{t_{\text{substrate}}}{k_{\text{Si}}} \right] \quad (4.9)$$

Here  $K$  is a constant,  $k_{\text{SiO}_2}$  and  $k_{\text{Si}}$  are the thermal conductivities for oxide and silicon, respectively, and  $t_{\text{oxide}}$  and  $t_{\text{substrate}}$  are the thickness of the oxide and the silicon substrate thickness, respectively. Approximating the temperature difference between the wafer front and the wafer backside as about  $30^\circ \text{K}$ , one can obtain a heat transfer rate  $q_k$  according to



$$q_k = \frac{\Delta T}{R} \quad (4.10)$$

where  $\Delta T$  is the temperature drop across the entire wafer perpendicular to its surface. This rate is the same as the rate of heat transfer by convection, which as a worst case we could treat as being constant. Thus,  $\Delta T$  and  $R$  are in a direct proportion to each other. More accurate of course, as  $R$  becomes greater,  $q_k$  becomes smaller. If the growth rate is expressed as an Arrhenius type equation, with an activation energy  $E_A$ , one can write

$$GR = C \exp \left[ \frac{-E_A}{k(T_{\text{susceptor}} - q_k R)} \right] \quad (4.11)$$

where  $C$  is a constant,  $k$  is the Boltzmann constant,  $T_{\text{susceptor}}$  is the susceptor temperature,  $q_k$  is an approximated average heat transfer rate, and  $R$  is the thermal resistance as defined in equation (4.9). With thermal conductivity data from a reference,<sup>188</sup> and an estimated worst case activation energy of 100 kcal/mol, normalized growth rates according to this simple model are compared with measured data in Fig. 4.26. It is apparent that differences in thermal conductivity cannot by themselves account for the drastic change in growth rates that is observed. Furthermore, if a temperature drop due to heat conduction through the wafer was the primary source for surface temperature differences, the wafers with backside oxides should have exhibited lower growth rates, and the thin wafers should have had higher growth rates; however, this was not the case.

Convective and conductive heat transfer cannot account for the drop in growth rates seen for wafers with masking oxides thicker than 300 nm. The only mechanism left is radiative heat transfer. However, since both materials, oxide and silicon, are translucent materials, and since the radiative properties of a surface depend very much on surface conditions which are difficult to evaluate, analytical expressions for radiative heat transfer from oxidized wafer surfaces are difficult to obtain. It is interesting to note that wave lengths in the infrared spectrum are of the same order as the oxide thickness.

From the experiments with locally varying masking oxide thickness (Figs. 4.23 and 4.24) it was concluded that the observed growth rate dependence is a bulk effect and not due to local variations in temperature and concentration of reactants. Surface diffusion lengths, at the employed pressures and temperatures, are in the order of 10 to 50  $\mu\text{m}$ . From ELO nucleation experiments, it was known that surface diffusion of adatoms towards the growth site contributes significantly to growth.<sup>189</sup> Yet, even for 400  $\mu\text{m}$  wide thin or thick oxide

regions we did not observe any change in growth rate. We believe that the thin or thick oxide window area is too small to cause local temperature differences that would lead to a measurable change in growth rate.

In conclusion, the wafer surface temperature is strongly influenced by the radiative heat transfer properties of the masking oxide layer. It is therefore important to consider wafer surface films, i.e. film material and thickness, when transferring growth parameters from one process to another or when comparing growth data between different systems. For technological applications it is safe to assume that it would be possible to grow epitaxial silicon from seeds masked with oxides of different thickness on the same wafer with good uniformity.

#### 4.4.2.4 Temperature Dependence

The temperature dependence of non-selective growth from DCS has been studied by many authors. The deposition process is usually described as being of Arrhenius type with associated activation energies between 6 and 45 kcal/mole. From experiments conducted in our reactor an activation energy of about 20 kcal/mole can be calculated (Table 8). This implies that even above 950 °C depositions will be sensitive to temperature.

Table 8

Temperature dependence of growth from 0.36 vol % DCS in H<sub>2</sub> at 150 Torr.

Temperature (°C)	Growth Rate (μm/min)
900	0.134
950	0.189
1000	0.209

Figure 4.27 illustrates the growth profile obtained for depositions at various temperatures under non-selective conditions on bulk wafers. First, uniformity was much better than for depositions on masked wafers under selective conditions. Second, the observation made before that growth rates increased towards the perimeter of the susceptor was reversed for depositions carried out




Figure 4.27: Bulk (unmasked) silicon growth rate profiles at 920 °C, 950 °C, and 1000 °C




Figure 4.28: Selective epitaxy growth rate profile on unpatterned wafers at 950 °C and 1000 °C

at 950 °C and 1000 °C. When deposition was again carried out on bulk wafers, but under selective conditions, the growth profiles became somewhat less uniform, but still exhibited much less difference of growth between the inner and outer pocket positions than observed for selective depositions on masked wafers, as is illustrated in Fig. 4.28.

For masked wafers under selective conditions, growth tended to become more uniform as deposition temperature was increased (Fig. 4.29). In this graph, depositions conducted at 860 °C and 1000 °C required different feed gas compositions to maintain selectivity, and thus only the growth rate profile and not absolute growth rates can be compared directly.

To calibrate the temperature controller of the epitaxy reactor, an experiment was carried out where pieces of germanium were placed on bare silicon wafers that were then placed inside the reactor. One such wafer was put in an inner pocket while another was placed in an outer pocket position. The susceptor was slowly heated up and the temperature reading was recorded at which the germanium melted on the silicon wafers. The melting point of germanium was taken as 936 °C. From these experiments it was concluded that there existed a radial temperature profile of between 5 and 15 °C across the susceptor, and that the temperature reading through the pyrometer indicated temperatures that were about 20 °C lower than the actual temperature.

#### 4.4.2.5 Total Flow Dependence

In non-selective deposition of silicon from DCS one can readily identify a temperature regime in which the growth process is controlled by reaction kinetics and one where growth rates are limited by mass transport to the reaction site. If growth rates are under kinetic control they are much less sensitive to mass transport phenomena such as total gas flow.

The effect of total flow on growth rates in selective epitaxial depositions was studied for three different flows, where the partial pressures of all gas species in the feed were held constant. The results, illustrated in Fig. 4.30, indicated that growth rates decreased with increasing total flow while growth uniformity did not change significantly. This was contrary to what would be expected from a mixed flow reactor where depositions are carried out under kinetic control. The reduction of gas residence time and conversion should lead to increased deposition rates with an increased total flow. Furthermore, if a boundary layer is present, its thickness would decrease with the reciprocal of the square root of free space gas velocity, enhancing mass transport to the




Figure 4.29: Selective epitaxy growth rate profile on patterned wafers at 860 °C, 920 °C, 950 °C, and 1000 °C




Figure 4.30: Effect of total gas flow on selective epitaxial growth rate profile

wafer surface and increasing reaction rates if reaction were mass transport controlled.

**Table 9**  
Effect of total flow on growth rate

Flow Rate (slm)			$\frac{P_{\text{HCl}}}{P_{\text{DCS}}}$	$\frac{P_{\text{HCl}}^2}{P_{\text{DCS}}}$ (Torr)	Growth Rate ( $\mu\text{m}/\text{min}$ )	
H <sub>2</sub>	HCl	DCS			Inner	Outer
30	0.62	0.11	5.64	17.06	0.448	0.520
60	1.24	0.22	5.64	17.06	0.213	0.350
90	1.86	0.33	5.64	17.06	0.102	0.247
60	1.80	0.40	4.50	19.53	0.107	0.219
120	1.80	0.40	4.50	9.94	0.287	0.378
120	1.78	0.20	8.90	19.48	-0.096	-0.06

In the Purdue reactor this was not observed. It was concluded that the traditional concept of mass transfer limited and kinetically controlled growth regimes cannot be easily projected onto the system of highly reversible reactions taking place in SEG.

#### 4.4.2.6 Area Dependence

Ishitani *et al.*<sup>80</sup> and Drowley<sup>190</sup> had studied the influence of the ratio of exposed silicon to oxide covered area on a device scale and wafer scale. They discovered that growth rates were lower for areas where the fraction of exposed silicon was high, a term named "local loading". We have extended their studies to investigate loading effects also on a reactor scale, i.e. the effect of number of wafers on the susceptor on growth rates in a particular run.

The effect of oxide coverage over the entire susceptor area is shown in Fig. 4.31. It appears that growth rates increased as the exposed silicon and polysilicon area decreased. On a wafer scale level a similar effect was observed, as shown in Fig. 4.32. In addition, growth uniformity increased as oxide coverage on a wafer fell below about 40%. However, growth uniformity




Figure 4.31: Effect of masking oxide coverage on selective epitaxial growth rate profile




Figure 4.32: Effect of reactor loading on selective epitaxial growth rate profile

Table 10

Effect of wafer oxide coverage on growth rate and uniformity

SiO <sub>2</sub> Fraction	Growth Rate ( $\mu\text{m}/\text{min}$ )	% Non-Uniformity
0.95	0.353	19.3
0.90	0.300	14.8
0.50	0.179	17.8
0.30	0.176	9.6

did not significantly increase with increasing amount of exposed susceptor silicon area.

#### 4.4.3 Growth Mechanism

The existence of a temperature profile across the susceptor provided us with a unique opportunity to gain a better understanding of a possible mechanism for selective epitaxial growth of silicon from mixtures of DCS, HCl, and H<sub>2</sub> on wafers masked with SiO<sub>2</sub>. Although there exist some plausible models for bulk non-selective epitaxial depositions from chlorosilane-hydrogen mixtures very little work has been done to extend or modify such models to account for the effects peculiar to selective growth. These effects are

1. The change in sensitivity towards changes in HCl concentration from the net growth regime to the net etching regime, as shown in Figs. 4.20, 4.30, and 4.33.
2. The difference in growth rate temperature sensitivity between bulk (unmasked) wafers and wafers largely covered with oxide, as illustrated in Fig. 4.31.
3. The effect of growth rate variations between small aperture seed windows and large aperture seed windows, as shown in Fig. 4.34.
4. The effect of enhanced or retarded edge growth, depending on feed gas composition.



Even the most elaborate growth models proposed for the  $\text{SiH}_2\text{Cl}_2\text{-HCl-H}_2$  system for bulk depositions cannot account for all these effects. We conclude therefore that additional considerations have to be included in modeling selective epitaxial growth on masked wafers. For the temperature range of interest, i.e. below  $1300^\circ\text{K}$ , it is assumed that reaction kinetics determine the rate limiting step of the growth process.

Bloem and Claassen in a series of experiments investigated bulk epitaxial depositions from silicon halides.<sup>129,136,138,191</sup> They concluded that in the absence of chlorine, growth proceeded via the formation of silicon nuclei from the adsorbed species  $\text{Si}^*$  and  $\text{SiH}_2^*$ . Ad-species would be desorbed from the surface after a mean stay time  $\tau$  which exponentially depended on the surface binding energy of the adatom or admolecule. During this time the ad-species would diffuse along the surface and randomly form nuclei with other admolecules or adatoms. These nuclei would decay unless they had reached a supercritical size after which their decay became energetically less favorable than their growth.

However, even small amounts of chlorine in the system would change this mechanism drastically. The prevailing ad-species would change to  $\text{SiCl}_2$  and the amount of  $\text{Si}^*$  was too small to nucleate to a supercritical size. Growth could now only commence at steps or kink sites on the silicon surface. At such sites the binding energy for Si-Si bonds was maximized and provided some of the energy to break up the Si-Cl bonds of the admolecule  $\text{SiCl}_2$ . Hence, the diffusion process of  $\text{SiCl}_2^*$  towards kink sites was considered the rate limiting step. On foreign substrates such as amorphous  $\text{SiO}_2$  or  $\text{Si}_3\text{N}_4$ , lattice steps are not available and it therefore is more difficult to pass the nucleation barrier. This is the main reason why selective epitaxial growth is possible at all.

The formation of  $\text{SiCl}_2^*$  occurs rapidly with even small amounts of HCl in the growth ambient. However, there is still a sharp decrease in growth with increasing amounts of HCl beyond what would be expected by a simple superposition of etch rates and growth rates. This was explained by Claassen and Bloem through the desorption of  $\text{SiCl}_2^*$  via reaction with HCl to  $\text{SiHCl}_3$ .

Bloem's and Claassen's model can explain most of the experimental evidence reported on the behaviour of bulk epitaxial depositions at reduced temperatures. To include selective epitaxial growth some extensions have to be made.

The crucial observation in SEG when compared to bulk epitaxy is that not any one point on the wafer has the exact same surrounding as another




Figure 4.33: Growth rate as a function of HCl/DCS ratio at 850 °C and 30 Torr <sup>139</sup>




Figure 4.34: Effect of HCl flow on the thickness ratio between a 5 μm and a 50 μm aperture on a patterned wafer <sup>139</sup>

one. There exist  $\text{SiO}_2$  regions where essentially no growth takes place, where binding energies for adspecies are different, and where temperatures can be different. It is therefore hypothesized that SEG growth behaviour will approximate bulk growth rate behaviour only if oxide regions between adjacent seed openings are less than a few adspecies diffusion lengths apart. In all other cases, the difference in surface kinetics between oxide and silicon regions has to be considered to account for the experimentally observed growth rate behaviour.

We observed strong non-uniformities in growth rates for wafers mostly covered with oxide in the presence of a temperature gradient across the susceptor. When oxide coverage was less than about 40%, growth rates became more uniform. For bulk wafers, i.e. wafers with no oxide coverage, growth rates were quite uniform even in the presence of the same temperature gradient under identical deposition conditions. This suggests that it is not the surface reactions on silicon that are extremely sensitive to temperature variations but rather surface kinetics on the masking oxide. From our experimental results as well as that from other researchers the exact mechanism or step responsible for this sensitivity to temperature could not be identified. Possible candidates are the binding energy of  $\text{SiCl}_2$  to  $\text{SiO}_2$ , the binding energy of  $\text{H}_2$  to  $\text{SiO}_2$ , and the surface diffusion energy for  $\text{SiCl}_2^*$  on  $\text{SiO}_2$ .

From depositions that were carried out under non-selective conditions on masked wafers we know of the existence of a nucleation-free zone around each seed window opening. This zone can be between  $10\mu\text{m}$  and  $90\mu\text{m}$  wide. It can be conjectured that ad-species in this zone diffuse towards the seed area while no ad-species diffuse from the seed area into the nucleation free zone, since nucleation energies of silicon on silicon are lower than that for silicon on silicon dioxide. Surface diffusion is thought of as a rather slow process, and while ad-species diffuse towards the seed window they can be desorbed by undergoing reactions with  $\text{HCl}$ . This is one of the most important steps in describing many of the effects that are not accounted for by traditional bulk epitaxy models.

Since surface diffusion of ad-species is assumed to contribute significantly to growth in the seed area, and while on statistical grounds it contributes to growth more at the edges of the seed area than towards its middle, the less desorption takes place the higher the growth rates would be at edges of structures or for structures with small apertures. When most of the ad-species on the masking oxide are desorbed, however, there will be relatively more ad-species in the middle of the seed area as compared to its edges, or more on

large area structures as compared to small area structures, since desorption from silicon is more difficult. As a result growth rates will be higher on large structures or in the middle of apertures in the masking oxide.

This conceptual model seems to be able to explain all of the effects in selective and non-selective silicon epitaxy reported in the literature and observed by us. While it does not go into the details of the chemical and physical processes present in growth ambients at silicon and silicon dioxide surfaces, it could serve as a starting point for a more formal treatment of the matter. As a model it can be successful as long as it is not invalidated by experimental data. To be of more practical use to process engineers, a quantification of its different components would be desirable.

#### 4.5 ELO Planarization

The planarization of the ELO silicon over the oxidized polysilicon gate for the fabrication of the stacked PMOS transistor was necessary because it was not possible to obtain horizontal to vertical growth rates much larger than one. This in turn leads to very high structures for the required widths. To facilitate the implantation of source and drain regions to form the stacked device the ELO must not be thicker than about  $0.5 \mu\text{m}$  above the gate polysilicon oxide. It is therefore imperative to develop a procedure that can planarize the ELO material from a height of approximately  $8 \mu\text{m}$  to  $1 \mu\text{m}$  without significant loss in structure width.

The required amount of height reduction as well as the large size of the features to be planarized makes this processing step challenging. Initially, various isotropic and anisotropic wet etchants were tried<sup>192,193</sup> but did not work because of poor selectivity between silicon and the masking material, mask material degradation, and horizontal etching, resulting in considerable width loss. Special planarizing materials such as spin-on glasses and polyimides that are routinely employed for smoothing severe topology failed to work here because of the desired tight control of the amount of planarization, which usually is a strong function of structure width.<sup>194-201</sup> The objectives in the development work of a planarization procedure for ELO were to find a method by which the amount of planarization was not a function of structure size within the range of 3 to  $20 \mu\text{m}$ , where standard processing techniques and equipment could be used, where good uniformity over a wafer and from wafer to wafer could be obtained, and where the non-uniformities stemming from the epitaxial deposition process would be eliminated or greatly reduced.





Figure 4.35: Planarization procedure by resist reflow and plasma etching


The first such procedure that was developed could account for all but the last requirement and is illustrated in Fig. 4.35. It will be briefly described here; for more extensive information the reader is referred to the work by Vedala.<sup>202</sup> In this process, a thick coating of photoresist was applied to the wafer that had the ELO structures to be planarized on it. After a thermal reflow the resist was etched anisotropically in a plasma of oxygen, until all ELO silicon top surfaces were exposed while all other area was still covered with resist. Thereafter the wafers were subjected to a  $\text{CF}_4/\text{O}_2$  plasma that etched silicon at a much faster rate than the resist.<sup>203</sup> Once the desired ELO thickness was obtained, the remaining resist was removed and processing commenced.

Two main problems existed with this approach. The first problem came from the lack of an end point detection mechanism for the ELO plasma etch. It was thus imperative that very good repeatability from run to run could be obtained. This proved to be difficult. The second problem stemmed from the epitaxial non-uniformities and was principal in nature. Assuming a growth of 10  $\mu\text{m}$  had to be planarized to 1  $\mu\text{m}$  thickness, and growth varied by  $\pm 5\%$  after deposition, it would have been mapped to  $\pm 50\%$  after this planarization procedure. This mapping of growth rate non-uniformity was observed and resulted in a very low yield after planarization. In epitaxial depositions, growth rate non-uniformities of about  $\pm 5\%$  are considered state of the art.


It became apparent that this scheme would not allow to continue work towards the stacked PMOS transistor. Therefore a different solution was sought after which is shown in Fig. 4.36. This approach followed closely a proposal from Kubota *et al.*<sup>204</sup> at the IEDM 1987. Here a layer of nitride was deposited uniformly over the wafer to be planarized. Subsequently the wafer was polished chemo-mechanically, with a selectivity of polishing rates of silicon over nitride of about 60. Thus the nitride layer protected the ELO sidewalls and served effectively as a polishing stop. The uniformity of the ELO after polishing was theoretically determined by the uniformity of the CVD nitride layer which could be deposited with negligible thickness variations. However, even with this scheme there exist many practical problems. It required considerable expertise in polishing, polishing equipment, and a knowledge of the polishing agents to obtain the desired effect. For these reasons we did not try to develop this procedure in the Purdue Solid State laboratory but relied on the help of Harris Semiconductor Corporation.



After Epitaxy



After Plasma Nitride Deposition



After chemo-mechanical polishing

Figure 4.36: Planarization by preferential polishing

## CHAPTER 5

### ELECTRICAL EVALUATION

#### 5.1 Introduction

In the last chapter the different fabrication steps necessary to build 3-D stacked devices were discussed. These methods included the formation of a high-dielectric strength polysilicon oxide, the definition of an operating range for the epitaxy reactor to maintain gate oxide integrity and grow low defect density material, and the exploration of the epitaxy reactor parameter space to achieve good uniformity growth across a wafer.

With the information available, three-dimensional stacked devices were fabricated. The main thrust of the research was directed towards the investigation of the thin interfacial layer between the ELO silicon and the amorphous polysilicon oxide film. These interfaces are of great importance to the properties of stacked MOS devices.

In the past  $\text{SiO}_2/\text{Si}$  interfaces have been extensively studied. However, they have been mostly formed by the growth or deposition of  $\text{SiO}_2$  on Si, either by thermal oxidation of Si or chemical deposition methods rather than by deposition of crystalline Si over amorphous  $\text{SiO}_2$ , as done in this work. Only thermal oxidation of Si had given device quality insulating films, although recently good films by low temperature pyrolytic deposition were reported.<sup>205</sup>

#### 5.2 Interface States

Many of the major non-idealities in MOS transistors, such as  $1/f$  noise, small gain, carrier trapping, and surface generated leakage currents are ascribed to surface or interface states.<sup>206-208</sup> These states are allowed energy levels in the band gap near the Si-SiO<sub>2</sub> interface.<sup>209</sup> The concentration of surface states is sensitive to details of the fabrication process; for conventional Si/SiO<sub>2</sub> interfaces by thermal oxidation it was found that one could minimize



the surface state density by a low temperature (<500 °C) anneal in H<sub>2</sub>. One common model explains interface states as dangling bonds of incompletely oxidized Si at the growth interface. The hydrogen is believed to neutralize these bonds.

A good indication for high surface state densities is the distorted, spread out shape of the high frequency C-V curve of a MOS capacitor. However, to study the detailed distribution and to detect even low levels of surface states one has to employ methods that are sufficiently sensitive and accurate. Some of these methods are briefly reviewed in the following.<sup>210</sup>

For extremely high interface trap densities the C-V plot will basically be flat since the high concentration of charge at the interface immobilizes ("pins") the Fermi level. The observed capacitance in such a case is often smaller than the accumulation capacitance C<sub>ox</sub>. Fermi level pinning usually occurs for interface state densities close to and above 10<sup>13</sup> cm<sup>-2</sup> eV<sup>-1</sup>. At these levels, MOS transistors would exhibit gains close to zero.

At the other end of the spectrum, near ideal behaviour is observed for interface state densities of less than about 10<sup>10</sup> cm<sup>-2</sup> eV<sup>-1</sup>. Measurement techniques therefore usually try to cover this range.

Terman<sup>211</sup> devised a method of computing D<sub>it</sub> from high frequency C-V data. For a given gate bias the difference in capacitance between an ideal, interface trap free capacitor, and the measured one is ascribed to surface states for states that can follow the ac signal:

$$C_{it} = qD_{it}(\psi_s) \quad (5.1)$$

The capacitance of the ideal structure can be theoretically calculated as a function of the surface potential  $\psi_s$ :

$$C_{HF} = C_s(\psi_s) \frac{C_{ox}}{C_s(\psi_s) + C_{ox}} \quad (5.2)$$

A given capacitance corresponds to the same amount of band bending. By setting equal the capacitance of the ideal and actual capacitors one can determine the surface potential for a measured capacitance for the real structure as a function of the applied gate bias. From basic principles the change in band bending caused by a small change in gate voltage can be written as

$$\frac{C_{ox}dV_G}{C_{ox} + C_{it}(\psi_s) + C_s(\psi_s)} = d\psi_s \quad (5.3)$$

From this equation and equation (5.1) D<sub>it</sub> is obtained as

$$D_{it} = \frac{C_{ox}}{q} \left[ \frac{dV_g}{d\psi_s} - 1 \right] - \frac{C_s(\psi_s)}{q} \quad (5.4)$$

This method involves numerical differentiation of measured data and is not very sensitive in detecting very low ( $< 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$ ) surface state concentrations. For the calculation of  $C_s$  the actual doping profile of the measured capacitor needs to be known, making this evaluation very difficult in case of non-uniform dopant distribution throughout the wafer substrate.

Berglund<sup>212</sup> devised a way of extracting surface state densities from low frequency C-V data. This method avoids the differentiation of data found necessary for the high frequency method but requires the computation of an ideal C-V low-frequency curve with an associated undetermined constant. The interface trap density is related to the measured capacitance by

$$qD_{it} = \left[ \frac{1}{C_{LF}} - \frac{1}{C_{ox}} \right]^{-1} - C_s \quad (5.5)$$

$C_s(\psi_s)$  can again be calculated numerically, and can be related to  $C_s(V_G)$  by

$$\psi_1 = \psi_{s0} + \int_{V_{co}}^{V_G} dV_G \left[ 1 - \frac{C_{LF}(V_G)}{C_{ox}} \right] \quad (5.6)$$

The choice of the integration constant  $\psi_{s0}$  directly influences  $C_{it}$ , making the accuracy of the procedure a function of the chosen value. This constant is related to details of the fabrication procedure resulting in fixed and mobile oxide charges and interface charges. This technique of determining interface state densities also requires knowledge of the dopant distribution throughout the space charge region, as was the case for the high-frequency method.

The MOS ac conductance technique first developed by Nicollian and Goetzberger<sup>213</sup> is considered the most reliable and complete technique to measure surface state densities. We will not go into the details of the complex theory but rather sketch the procedures necessary for a characterization. The basic idea is that capacitor losses are directly related to interface trap phenomena. By measuring  $\frac{G_p}{\omega}$  vs  $\omega$  and  $C(\omega)$  one can determine the essential parameters  $D_{it}$ ,  $\sigma_n$ , and  $\sigma_p$  by comparing measured data to the equation

$$\frac{G_p}{\omega} = \frac{1}{\sqrt{2\pi\sigma_s^2}} \int_{-\infty}^{\infty} \exp \left[ -\frac{(U_s - \bar{U}_s)^2}{2\sigma_s^2} \right] \frac{qD_{it}(U_s)}{2\omega\tau_m} \ln(1 + \omega^2\tau_m^2) dU_s \quad (5.7)$$

Computer programs have been written that automate the curve fitting and extraction of the parameters. This method involves a considerable amount of computation and is not suited for quick evaluations. For our purposes the conductance technique was not considered as suitable because of the difficulties in measuring conductance data with the required accuracy in the presence of high leakage oxides.

The capacitors for the interface evaluation of the novel polyoxide/ELO interface consisted of stripes, 450  $\mu\text{m}$  long and 3  $\mu\text{m}$  wide. This structure was necessary because of the limited amount of overgrowth that could be obtained. The design of a long narrow stripe effectively represents a distributed parameter transmission line and can only for small enough frequencies be approximated as a lumped circuit. Even then it has to be considered as an RC filter with a corner frequency above which considerable damping of the applied signal takes place. We observed experimentally that accumulation capacitance values became noticeably smaller once measurement frequencies exceeded about 1 MHz. The rather high leakage of the thin polysilicon gate oxide contributed a larger error to the conductance of the structure than to the susceptance. For these reasons the quasi-static method combined with high-frequency C-V was employed to obtain interface state densities for the 3-D stacked device.

### 5.3 Quasistatic $D_{it}$ Measurement

The acquisition of true low-frequency C-V curves is difficult for semiconductors having long carrier lifetimes. For modern devices, measurement frequencies of less than 1 Hz would be required. Kuhn<sup>214</sup> suggested instead to apply a slow, "quasi-static" voltage ramp to the gate of MOS devices and to measure the resulting displacement current to obtain the low frequency C-V characteristic. If the ramp rate is slow enough the device can maintain quasi-equilibrium.

To extract interface state densities versus bandgap energy by the low frequency method as developed by Berglund and the quasi-static technique as suggested by Kuhn, the measured data was to be compared with calculated data for a theoretical ideal capacitor. This leads to a problem with interface or oxide charges that lead to a shift of the C-V curve along the voltage axis. The shift depends on fabrication conditions and cannot be easily predicted. In

addition, *a priori* knowledge of the dopant profile throughout the space charge region is required.

Castagne and Vapaille<sup>215</sup> proposed to compare the experimental low-frequency or quasi-static C-V curve with an experimental high-frequency curve of the same device to extract interface state data directly without the computation of an ideal C-V characteristic. The suggested method made use of the frequency response of interface states. At high enough frequencies interface trap levels cannot be emptied or occupied fast enough to follow the applied small signal and thus contribute to a change in capacitance.

### 5.3.1 Data Acquisition

An experimental set-up for interface state density extraction by the high-frequency/low-frequency or quasistatic method had been developed previously in our laboratory by J. Shields.<sup>216</sup> In this set-up, the high-frequency measurements were made with an HP-4274A LCR Bridge at 100kHz, and the quasi-static data was acquired with an HP-4140B Pico-amperemeter. The measurement instruments were controlled by a desktop computer that also collected and plotted the data. The data could then be transferred to a miniframe computer for further analysis.

In the quasi-static method, the capacitance is evaluated from the displacement current caused by the change in voltage over the capacitor:

$$C = \frac{I}{\frac{dV}{dt}} = \frac{I}{R} \quad (5.8)$$

where R is the gate voltage ramp rate. If there are leakage currents through the dielectric that are similar in magnitude or even larger than the displacement current, erroneous capacitance values are obtained by this technique. Since we needed to measure capacitors whose dielectrics were oxidized polysilicon, which exhibits leakage currents much larger than those of oxide thermally grown on silicon, this problem was of serious concern.

A modified quasi-static measurement technique that can obtain accurate capacitance measurements even in the presence of leakage currents was developed by Mego<sup>217</sup> and subsequently implemented into the Keithley 595 Quasistatic C-V Meter, a commercially available instrument. In this instrument, the device under test is made part of the feedback loop of an integrator. A small voltage step is applied and the resulting integrator output voltage is measured three different times. The change in output voltage is related to the




Figure 5.1: Quasi-static C-V measurement instrumentation




Figure 5.2: Quasi-static C-V measurement timing diagram




Figure 5.3: HF-LF C-V measurement instrumentation set-up

current through the device under test by

$$I_x = -\frac{C_f \Delta V_{out}}{\Delta t} = -\frac{\Delta Q}{\Delta t} \quad (5.9)$$

The current  $I_x$  may be composed of the displacement current through the capacitance to be evaluated plus some leakage current. To discern the two, three successive measurements of the charge or integrator output voltage are made as shown in Fig. 5.2. The slope in the curve is due to leakage current integration. If no leakage was present, the capacitance would be given by

$$C_x = \frac{Q_1 - Q_2}{V_{step}} \quad (5.10)$$

The leakage current is determined by

$$I_{leak} = \frac{Q}{t} = \frac{Q_2 - Q_3}{t_0} \quad (5.11)$$

Thus, the corrected capacitance can be computed by

$$C_{x(\text{corrected})} = C_x - \left( \frac{Q}{t} \right) \frac{(t_{delay} + t_1)}{V_{step}} \quad (5.12)$$

The Keithley 595 was substituted for the HP 4110 Pico-amperemeter in the original experimental set-up and operated under control of the desktop computer. The software for data acquisition was modified to accommodate the quasi-static CV-meter. The C-V measurement instrumentation set-up is illustrated in Fig. 5.3.

### 5.3.2 Data Analysis

A simple electrical equivalent for an MOS structure is shown in Fig. 5.4. At high enough frequencies, only  $C_o$  and  $C_s$  will contribute to the measured capacitance.  $C_o$  is basically independent of bias, while  $C_s$  changes with the applied gate voltage. A perturbation of the ideal gate voltage, shown as  $\Delta V_{it}$ , takes place due to interface traps for the high frequency limit as well as for the low frequency limit. At low frequencies, interface traps start to follow the applied signal and contribute a capacitance  $C_{it}$ . To obtain an accurate picture of interface state densities, the high frequency measurement has to be done at frequencies where most of the surface states cannot follow the signal any more, yielding zero  $C_{it}$ . On the other hand, the low-frequency or quasistatic measurement has to be slow enough that even the slowest interface traps can be




Figure 5.4: MOS capacitor small signal equivalent circuit

occupied fast enough to follow the applied gate bias. In practice, both limits cannot be reached, i.e. there will always be some very fast and very slow states that will not be detected by this method.

To simplify the analysis procedure the following assumptions were made:

1. A true high-frequency C-V characteristic is obtained at 100 kHz.
2. Oxide thickness and average dopant concentration in the semiconductor can be obtained experimentally with good accuracy.
3. Leakage currents are small enough to not significantly disturb the high-frequency C-V characteristic. For the quasi-static measurement, leakage is compensated for.
4. The voltage sources for the LCR bridge and the quasi-static C-V meter are synchronized.

Then, for the high-frequency limit one can write

$$C_{\text{HF}} = C_0 \frac{C_s}{C_0 + C_s} \quad (5.13)$$

and from this equation

$$C_s = C_0 \frac{C_{\text{HF}}}{C_0 - C_{\text{HF}}} \quad (5.14)$$

In the low-frequency limit, one can write



$$C_{LF} = C_o \frac{(C_s + C_{it})}{C_o + C_s + C_{it}} \quad (5.15)$$

These equations can be solved for  $C_{it}$ , yielding

$$C_{it} = C_o \left[ \frac{C_{LF}}{C_o - C_{LF}} - \frac{C_{HF}}{C_o - C_{HF}} \right] \quad (5.16)$$

The interface state density per area and eV is then simply obtained by dividing  $C_{it}$  by the capacitor area and unit charge:

$$D_{it} = \frac{C_o}{qA_G} \frac{J}{eV} \left[ \frac{C_{LF}}{C_o - C_{LF}} - \frac{C_{HF}}{C_o - C_{HF}} \right] \quad (5.17)$$

To correlate the interface state density with the band gap energy at which it occurs, a relationship between the high-frequency capacitance, the gate voltage, and the surface potential has to be established. For that purpose one can write for a depleted n-type semiconductor

$$C_s = \sqrt{\frac{q\epsilon_s N_D}{2} \frac{q}{kT} \frac{e^{U_s} - 1}{\sqrt{e^{U_s} - U_s - 1}}} \quad (5.18)$$

A few  $\frac{kT}{q}$  or more into depletion, with  $U_s \geq 2U_F$  one can write (5.18) as

$$C_s \approx \sqrt{\frac{q\epsilon_s N_D}{2} \frac{q}{kT} \frac{-1}{\sqrt{-U_s - 1}}} \quad (5.19)$$

Rearranging relationship (5.14) and squaring both sides one obtains

$$\begin{aligned} \left( \frac{C_o}{C_{HF}} - 1 \right)^2 &= \left( \frac{C_o}{C_s} \right)^2 = \frac{C_o^2 2kT}{q^2 \epsilon_s N_D} (-U_s - 1) \\ &= \frac{-2C_o^2}{q\epsilon_s N_D} \frac{kT}{q} (1 + U_s) \end{aligned} \quad (5.20)$$

The surface potential can be written as  $\psi_s = \frac{kT}{q} U_s$ , and equation 5.20 can be solved for  $\psi_s$  as

$$\psi_s = \frac{-q\epsilon_s N_D}{2 \left( \frac{C_o}{A_G} \right)^2} \left( \frac{C_o}{C_{HF}} - 1 \right)^2 + \frac{kT}{q} \quad (5.21)$$

From this equation and the definition of  $U_s$  the desired bandgap energy is

obtained as

$$E_T = \psi_s - kTU_F + \frac{E_G}{2} \quad (5.22)$$

Equation 5.18 is only valid in the depletion region and therefore the analysis procedure as described above can obtain useful results only over the respective gate bias range. As will be discussed further down, the highest accuracy using this method is obtained for states near midgap.

The electrical equivalent circuit for the 3-D stacked capacitor shown in Fig. 3.5 is composed of the capacitance under investigation,  $C_{ELO}$ , and the parasitic capacitances  $C_{Pad}$  and  $C_{Substrate}$ . Experimentally, only the total capacitance  $C_{total}$  could be measured. To obtain  $C_{ELO}$  the parasitic capacitances were subtracted from the measured data after the completion of the measurements. For that purpose, another similar capacitor structure but without any overgrowth was placed right next to the 3-D capacitor on the same die. The separation between these two structures was about 200  $\mu\text{m}$ . The C-V for this non-ELO capacitor was taken first and recorded. Thereafter the C-V for the 3-D structure was taken. From geometrical dimensions the capacitance per unit area for the non-ELO device was computed and multiplied with the area of the ELO device facing the wafer substrate. The resulting "bottom" capacitance, i.e.  $C_{Pad} + C_{Substrate}$  was then subtracted from the total ELO capacitance to obtain  $C_{ELO}$ . This procedure was repeated for each gate bias at which data was taken.

If the parasitic capacitances and  $C_{ELO}$  had similar values and threshold voltages, large errors could be introduced into the entire analysis. However, as was discussed in Chapter 3, the threshold voltages of the parasitic devices were fixed at large negative values such that these capacitances stayed in accumulation under all gate bias voltages of interest. Thus, a constant, basically frequency independent capacitance was measured for these structures. Also, the bottom field oxide was about four times as thick as the polyoxide. For similar areas, the accumulation capacitance of  $C_{ELO}$  was therefore about four times as large as the combined substrate capacitances.

The long narrow stripes had potential to introduce considerable error into the analysis procedure due to overetching, as shown in Fig. 5.5, thereby having the actual capacitor area deviate from its drawn dimensions. For that reason in many instances scanning electron micrographs were used to determine the actual width of the fingers that composed the 3-D capacitor. The thickness of the polyoxide could not be measured by ellipsometry but was acquired by




Figure 5.5: Overetched polysilicon finger structure




Figure 5.6: Total high-frequency capacitance exhibiting lateral effects

measuring a large area metal/polyoxide/polysilicon capacitor provided on each die for that purpose.

One of the major advantages of the high-low frequency method is that no *a priori* knowledge of the actual dopant profile throughout the semiconductor bulk has to exist. Furthermore, no theoretical calculations are necessary to extract interface state data. There are two major sources for error in this analysis. The first stems from the subtraction of two nearly equal quantities, and the other from the error in obtaining true quasi-static and high-frequency C-V characteristics.

The round-off errors in the interface state contribution to the capacitance,  $C_{it}$ , resulting from the subtraction of  $C_{HF}$  and  $C_{LF}$  can be derived as<sup>210</sup>

$$\frac{dC_{it}}{C_{it}} \approx \left( \frac{C_{HF}/C_{LF}}{1 - C_{HF}/C_{LF}} \right) \frac{dC_{HF}}{C_{HF}} + \left( \frac{1}{1 - C_{HF}/C_{LF}} \right) \frac{dC_{LF}}{C_{LF}} \quad (5.23)$$

As  $C_{HF}$  and  $C_{LF}$  approach each other, as is the case when the capacitor is biased close to or into the accumulation region, the relative error becomes very large. Also, for low interface state densities  $C_{HF}$  and  $C_{LF}$  will be very similar in the depletion region, thereby imposing a lower bound on the minimum detectable trap density.

Additional errors are introduced due to the use of a 100 kHz C-V curve for the high-frequency characteristic as some interface traps can still follow the signal at this frequency. For the quasi-static characteristics, errors are introduced due to the low current levels employed in the measurement. The actual capacitance measurement accuracy is reduced by the necessary subtraction of the parasitic bottom capacitances from the total capacitance. The Keithley capacitance meter has an accuracy of  $\pm 1\%$  of the reading + 0.1pF in the 200 pF range, excluding noise. For metallized wafers, the parasitic capacitances amounted to about 50 % of the capacitance of interest,  $C_{ELO}$ . As a result, the total accuracy of measuring  $C_{ELO}$  was less than  $\pm 2.5\%$ , noise related errors excluded. At the current levels employed, noise did however contribute noticeably to measurement fluctuations.

The relation between a certain interface state density and energy level in the band gap is obtained by comparison of the measured high-frequency capacitance with the theoretically computed one. Since for the theoretical computation idealized conditions such as no interface states and constant doping level throughout the semiconductor are assumed, attributing interface states to a certain energy level is dependent on how exact the actual structure

resembles the ideal one. In case of grossly varying dopant profiles this attribution will contain large errors.

In summary,  $D_{it}$  can be measured most accurately for energies close to midgap, since in this region the difference between the high-frequency capacitance and the quasi-static capacitance are maximized. Furthermore, low doping in the semiconductor material minimizes errors due to the failure to obtain true low- and high-frequency characteristics. For a doping of about  $10^{16} \text{cm}^{-3}$ , the minimum detectable surface state density is in the range of  $1-2 \cdot 10^{11} \text{cm}^{-2} \text{eV}^{-1}$ .

#### 5.4 SOI Interface Characteristics

To our knowledge, there has been no report in the standard literature on the electronic characteristics of a structure where the oxide is not thermally grown on silicon, but rather silicon is epitaxially grown over the oxide. Such interfaces also exist in advanced bipolar and proposed BiCMOS technologies that employ selective epitaxial growth for devices. Employing the measurement techniques described in the previous chapter, and drawing from the results of the basic fabrication process development work, the interface properties of the novel polysilicon/polyoxide/ELO structure were studied to extent the design work towards the fabrication of a 3-D stacked PMOS transistor as described before.

The substrates used for fabrication of the devices were (100) oriented  $100\text{-}\Omega\text{-cm}$  n-type 75 mm wafers. After initial cleaning, phosphorus was implanted to adjust the threshold voltage of the field oxide to about -40V in all but the first batch of wafers. The high-frequency C-V plot of  $C_{\text{total}}$  and  $C_{\text{ELO}}$  for devices from that first run are shown in Fig. 5.6. The threshold voltages for the top as well as the bottom capacitance were about -3 Volts. One can observe a dip in the high-frequency C-V curve around -5 Volts. The capacitances at gate biases smaller than -5 Volts were strong functions of the measurement frequency. It was concluded that the small width of the gate electrode fingers caused lateral ac current flow for the bottom capacitance  $C_{\text{Substrate}}$  when it was biased into inversion.<sup>218</sup> It is apparent that no useful interface state data can be extracted from such a structure. For all devices processed subsequently the large negative threshold voltage effectively prevented the occurrence of lateral effects.

Field oxide was grown to a thickness of 400 nm at 1100 °C in steam in a conventional oxidation furnace. Polysilicon was deposited in an LPCVD

reactor at 580 °C to a thickness of about 300 nm. An implant dose of  $10^{16} \text{ cm}^{-2}$  of phosphorus at an energy of 125 keV, in conjunction with the small grain size of the low temperature polysilicon, helped to maximize breakdown field strength of the thin (100 nm) polyoxide, grown subsequently at 1100 °C in oxygen.<sup>167, 219</sup> Between the implantation and the oxidation, the polysilicon was patterned by conventional lithography and dry etching such that gates were aligned along the  $\langle 100 \rangle$  direction to minimize faceting in the subsequent epitaxial growth.

Seed windows were cut into the field oxide and the epitaxial lateral overgrowth was carried out.




Figure 5.7: I-V curve for ELO capacitor with epitaxy grown at 900 °C

The growth procedure began with a 5 min. prebake at a pressure of 150 Torr and a temperature of 930 °C, to remove native oxide from the seed area. Then the temperature was ramped to the growth temperature of 860 °C, 900 °C, or 950 °C, and the ELO was initiated. Dichlorosilane was employed as the silicon

source gas, HCl was introduced to prevent nucleation of polysilicon on the masking field and polysilicon gate oxide, and H<sub>2</sub> was used as the carrier gas. Growth was stopped when the polysilicon gates were completely overgrown with epitaxial silicon. Growth rates were typically in the order of 0.1  $\mu\text{m}/\text{min}$ . The resulting ELO thickness was between 6 to 8  $\mu\text{m}$ .

After the epitaxy the wafers received a blanket implant to form highly doped contact regions to the ELO, followed by a 10 minute wet oxidation at 920 °C to activate the implanted phosphorus. Contact window areas were patterned and wet etched. Metallization (Al-Si) was carried out on some wafers, while others remained without a metal layer for further processing. A detailed description of the processing sequence for the 3-D capacitor fabrication can be found in appendix A.

Before the time-consuming task of taking high-frequency and quasi-static C-V characteristics was begun, a yield map for each wafer, indicating all 3-D stacked capacitor devices that exhibited small leakage currents under 15 Volts bias stressing, was drawn. Wafers that were exposed to epitaxy runs at 950 °C showed no good devices (see also Fig. 4.11). Typical dielectric breakdown fields for good devices were 4 MV/cm, as shown in Fig. 5.7 for a device with 100 nm oxide thickness. Good thermal oxides grown on single crystalline substrates typically break down under fields in excess of 7 MV/cm.

High frequency C-V data was taken at 100 kHz and in some instances at 1 MHz between -8V and 8V for low-leakage devices, employing the measurement techniques described above. Low frequency data was acquired by the quasi-static method discussed previously. The total capacitance in accumulation was typically 18 pF.

A C-V characteristic for epitaxy deposited at 860 °C is shown in Fig. 5.8. The contribution of the fixed bottom polysilicon to substrate capacitance has already been subtracted. The equivalent curves for epitaxy done at 900 °C are illustrated in Fig. 5.9. For the wafers where epitaxy was deposited at 860 °C an average doping density at the polyoxide/ELO interface, and over the width of the depletion region, of  $N_D = 1.7 \cdot 10^{16} \text{cm}^{-3}$  resulted from C-V analysis. For the wafers where epitaxy was deposited at 900 °C a doping density at the polyoxide/ELO interface of  $N_D = 2.8 \cdot 10^{16} \text{cm}^{-3}$  was extracted. These impurities are mostly due to outdiffusion of phosphorus from the heavily doped polysilicon gate during and after the epitaxy, as was also indicated by the process simulations discussed in chapter 3. The threshold voltages were -2.1 Volt and -3.5 Volt for the 860 °C and 900 °C epitaxy wafers,




Figure 5.8: Capacitance  $C_{\text{ELO}}$  for epitaxy grown at 860 °C




Figure 5.9: Capacitance  $C_{\text{ELO}}$  for epitaxy grown at 900 °C



respectively. Apparent fixed charge densities ( $Q'_F$ ) were  $-1.7 \cdot 10^{11} \text{ cm}^{-2}$  for the  $860^\circ \text{ C}$  wafers and  $4.0 \cdot 10^{10} \text{ cm}^{-2}$  for the  $900^\circ \text{ C}$  wafers. Bulk control MOS (Al-Si) capacitors subjected to equivalent processing conditions exhibited apparent fixed charge densities of  $-5 \cdot 10^{11} \text{ cm}^{-2}$ . A summary of various parameters for the differently processed capacitors is shown in Table 11.

Table 11

Parameters of capacitors fabricated under different processing conditions.

Param.	$860^\circ \text{ C}$	$900^\circ \text{ C}$	$860^\circ \text{ C ann.}$	$900^\circ \text{ C ann.}$	Al-Si
$Q'_F [\text{cm}^{-2}]$	$-1.7 \cdot 10^{11}$	$3.7 \cdot 10^{10}$	$4.7 \cdot 10^{11}$	$4.0 \cdot 10^{12}$	$-5.0 \cdot 10^{12}$
$V_{th} [\text{V}]$	-2.09	-3.6	-5.86	-5.31	-0.718
$V_{FB} [\text{V}]$	0.63	-0.20	-2.55	-2.15	-0.15
$C_{FB} [\text{pF}]$	10.1	12.8	10.1	12.7	5.0
$N_D [\text{cm}^{-3}]$	$1.7 \cdot 10^{16}$	$2.9 \cdot 10^{16}$	$2.6 \cdot 10^{16}$	$2.4 \cdot 10^{16}$	$6.9 \cdot 10^{13}$
$U_F$	-14.49	-15.03	-14.94	-14.85	-9.0

Interface state densities were extracted from the HF-LF C-V data, and are plotted in Fig. 5.10. The minimum interface state density of  $D_{it} = 2 \cdot 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$  is obtained near midgap, and is basically independent of the epitaxial deposition temperature. However, the epitaxy grown at  $900^\circ \text{ C}$  appears to lead to a flatter interface state density distribution over the band gap. It should be noted that data close to the band edges need to be treated with caution due to possible large errors in these regions. Furthermore, the correlation between interface states and energy at which they appear is most likely inaccurate, since for the positioning of the states in the energy gap a theoretical C-V curve with appropriate average and uniform doping was employed. As will be shown shortly, this assumption was not valid. Interface state densities below about  $10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$  need to be treated with caution since they would be below the accuracy of the measurement procedure. For the interface trap density extraction it was assumed that the majority of the interface states had associated time constants much larger than those required to contribute to the capacitance at 100 kHz or 1 MHz.




Figure 5.10: Interface state density  $D_{it}$  as a function of band gap energy for epitaxy done at 860 °C and 900 °C




Figure 5.11: Capacitance  $C_{ELO}$  for epitaxy grown at 860 °C, after 10 min. anneal in  $\text{H}_2$  at 1000 °C

Although the exhibited interface characteristics were much better than expected, and certainly sufficient to fabricate MOS transistors, we investigated the effect of a high-temperature post-epitaxy anneal on surface state densities. For that purpose, wafers were subjected to a 10 minute bake in pure  $H_2$  at  $1000^\circ C$  just before metallization.<sup>220</sup> Respective C-V characteristics and  $D_{it}$  data is plotted in Figs. 5.11, 5.12, and 5.13. A large negative shift in threshold voltage was observed. The negative shift may have been due to dopant outdiffusion out of the heavily doped polysilicon gate. Temperature bias stressing of the devices did not reveal any measurable shift of the C-V curve along the voltage axis. A remarkable decrease in the number of interface states is apparent for the weak depletion region. Here interface state densities are below the detection limit of about  $10^{11} cm^{-2} eV^{-1}$ . The number of interface states in the weak inversion region however did not drop significantly. MOS transistors are usually operated under such biasing conditions.

The epitaxial overgrowth of oxidized polysilicon with monocrystalline silicon at temperatures around  $900^\circ C$  leads to an interface that exhibits relatively good electronic characteristics. Normal Si/SiO<sub>2</sub> interfaces created by thermal oxidation of silicon, where interface state densities directly after oxidation increase with decreasing temperature typically have surface states in the low  $10^{12} cm^{-2} eV^{-1}$  range for dry oxidation around  $900^\circ C$ .<sup>210</sup> The as grown new ELO-device compares very favorably having  $2 \times 10^{11} cm^{-2} eV^{-1}$ . In the Purdue Laboratory, Al-Si MOS capacitors on (100) Si wafers exhibit about  $10^{10} cm^{-2} eV^{-1}$  surface states after a postmetallization anneal.

For the 3-D structure it could be argued that trap densities should be quite high since the interface between the polyoxide and the ELO can consist of many crystallographically differently oriented planes due to asperities in the polyoxide. It has to be considered however that during the epitaxial growth, when bonding between the silicon and the oxide takes place, a vast supply of  $H_2$  is available from the growth ambient. Chernov and Rusaikin<sup>137</sup> had analyzed adsorption layers in the Si-H-Cl system and found that under certain conditions equilibrium coverage of the silicon surface by H and Cl was nearly complete, leaving only few vacant adsorption sites. This could imply that sufficient  $H_2$  is trapped during the overgrowth process at the ELO-Si/SiO<sub>2</sub> interface to neutralize interface traps even without subsequent annealing in appropriate ambients. Furthermore, the Cl could help in gettering impurities if it was present in a chemically active form at the low temperature employed during the epitaxy.




Figure 5.12: Capacitance  $C_{\text{ELO}}$  for epitaxy grown at  $900^\circ\text{C}$  after 10 min. anneal in  $\text{H}_2$  at  $1000^\circ\text{C}$




Figure 5.13: Interface state density  $D_{\text{it}}$  as a function of band gap energy for epitaxy done at  $860^\circ\text{C}$  and  $900^\circ\text{C}$ , after 10 min. anneal in  $\text{H}_2$  at  $1000^\circ\text{C}$

The similar values of surface state densities at midgap for epitaxy runs done at 860 ° C and 900 ° C could have resulted from the equivalent postepitaxial processing, since during this fabrication stage wafers would have been annealed at equivalent temperatures. Surface state densities directly after the epitaxial deposition were not investigated due to the difficulties in making contact to the lightly doped (autodoped) ELO material.

Employing experimentally obtained average dopant levels and oxide thickness, high-frequency and low-frequency capacitances were computed theoretically and compared with measured data in Figs. 5.14 to 5.16. The theoretical computation was done using exact charge analysis and assumed a uniformly distributed dopant profile away from the interface as well as a uniform interface state distribution across the bandgap of  $10^9 \text{cm}^{-2} \text{eV}^{-1}$ . The underlying theory and a suitable program to carry out the analysis have been described elsewhere.<sup>216</sup> The experimental C-V curves are quite different from the calculated theoretical form. It appears that at the onset of depletion, changes in capacitance with changing gate bias are much smaller for the experimental data than for the computed one. This can be caused by a highly non-uniform dopant profile close to the interface, as was also indicated by process simulations discussed in chapter 3, or by a high concentration of interface states, or both. At small gate potential changes from accumulation biasing towards depletion biasing, the large number of ionized donors near the interface requires only a small change in depletion layer width to balance the charge on the gate. As gate charge increases, the depletion layer extends into less and less doped material some distance away from the surface. At that point the change in depletion width becomes more sensitive to changes in gate charge and the C-V curve becomes steeper than the theoretical curve where an average dopant concentration was assumed. The low-frequency curve reveals that a significant number of interface states exist, since the minimum measured low-frequency capacitance is considerably higher than the minimum computed one.

### 5.5 3-D PMOS Transistors

The investigation on the polyoxide/ELO interface had revealed that reasonably good characteristics could be obtained and that modulation of the channel region between accumulation and inversion was possible. This was a prerequisite for building a conductance-modulated device.




Figure 5.14: Comparison of experimental and ideal LF C-V curve for epitaxy grown at 860 °C




Figure 5.15: Comparison of experimental and ideal HF C-V curve for epitaxy grown at 860 °C




Figure 5.16: Comparison of experimental and ideal LF and HF C-V curves for epitaxy grown at 900 °C




Figure 5.17: Scanning electron beam micrograph of a 3-D PMOS stacked transistor with 1.4  $\mu\text{m}$  thick overgrowth

It has been mentioned previously that SOI transistors can overcome some of the inherent limitations of bulk devices such as lateral isolation and latch up, short-channel effects, parasitic capacitances, and radiation tolerances. In the case of very thin SOI films, additional improvement is possible by volume inversion.<sup>221,222</sup> In this case, the theoretical bulk depletion width is larger than the SOI Si thickness. Under appropriate biasing conditions, this leads to the inversion of the entire SOI layer. Thus, minority carriers, which are responsible for current transport in MOS transistors, are no longer confined to a narrow surface region, greatly enhancing device performance. However, for 3-D CMOS the SOI layer thickness would have to be less than about  $0.3 \mu\text{m}$  which is difficult to achieve.

Another set of wafers was prepared, and processed equivalently to those employed in the fabrication of stacked capacitors up to the epitaxy. Thereafter a plasma nitride layer of  $0.5 \mu\text{m}$  thickness was deposited and the wafers were sent away for chemo-mechanical polishing planarization. This planarization resulted in ELO between 0 and  $4 \mu\text{m}$  thick. The exact thickness above the polysilicon gate was difficult to evaluate since it was not known how much nitride was removed during the polishing. On two of the wafers, ELO thickness above nitride varied between  $0.2$  and  $1.8 \mu\text{m}$ , and these wafers were used for further fabrication towards a stacked PMOS transistor.

A blanket phosphorus implant was carried out to set the ELO surface threshold voltage to a large negative value, thus preventing inversion and associated short circuits between the PMOS source and drain regions. This implant was not masked because the required negative resist did not allow for the resolution of the  $3 \mu\text{m}$  wide features. Process simulation had however indicated that masking was not necessary and the n-doped layer could be counterdoped during the  $p^+$  source and drain implants. A plasma oxide of  $0.25 \mu\text{m}$  thickness was deposited and a lithography with subsequent wet etching was carried out to define openings for the source and drain implanted regions. For the formation of the source and drain, a double implant was designed such that the predicted junction was  $1.25 \mu\text{m}$  deep away from the ELO top surface and a doping concentration of about  $10^{20} \text{cm}^{-3}$  at the surface resulted after process completion to allow for low resistance contacts. The implants were annealed and driven in an oxidation furnace for about 20 min. at  $920^\circ \text{C}$ . Thereafter lithography and wet etching was done for the contact regions. Since the polysilicon was still covered with some nitride from the planarization procedure, a nitride etch in hot boiling phosphoric acid was carried out, followed by another contact lithography and wet etch to remove the



remaining polyoxide in the polysilicon contact regions. To allow for eventual further high temperature processing, electrical testing commenced on a microprobe station without metallizing the wafers.

Fig. 5.17 shows an SEM microphotograph of a typical device. The thickness of the ELO above the polysilicon gate, which appears blurry in the foreground at the bottom of the picture is in excess of  $1\ \mu\text{m}$ . The polysilicon is covered with about  $0.3\ \mu\text{m}$  of plasma oxide, and there is a  $0.1\ \mu\text{m}$  layer of plasma oxide on top of the ELO region that was not opened for contact and source/drain implant. The narrow line in the middle of the picture is the plasma oxide and nitride that masked the source and drain implants. This line was drawn as  $3\ \mu\text{m}$  and exhibits signs of severe overetching. The ELO surface appears rough in some areas from a "descum" plasma etch.

The typical electrical characteristics of this device are depicted in Fig. 5.18. This I-V plot indicates a short between the drain and source regions, most likely caused by lateral diffusion of the source and drain implants underneath the  $0.8\ \mu\text{m}$  masked channel region. For most such devices, no modulation of the source-drain current could be detected over a wide range of gate bias, i.e. from  $+15\ \text{V}$  to  $-15\ \text{V}$ . This doesn't come as a complete surprise since the ELO thickness is in excess of the maximum allowable value of  $1\ \mu\text{m}$ . A significant misalignment of more than about one  $\mu\text{m}$  between the source/drain regions and the polysilicon gate, even though not observed for this particular device, could have had the same effect. This misalignment was definitely observed on every wafer in some regions, due to uncontrollable thermal expansion of masks and wafers between successive masking steps. A second reason for the observed behaviour could have been that the low resistance short circuit masked out any high-resistance modulation of the conducting channel. The short circuit for the 20/5 transistors had values of a few hundred ohms while typical values for PMOS transistors are several thousand ohms at small drain voltages.

Since it appeared that source and drain were short-circuited at the ELO top surface, a silicon plasma etch was carried out to form a mesa above the polysilicon gate area. The ELO right above the channel region was thus about  $0.3\ \mu\text{m}$  higher than anywhere else. This procedure yielded some working devices, where no source-drain short circuits were observed and the channel current could be modulated by the buried polysilicon gate. An SEM micrograph of a working device is shown in Fig. 5.19. Here the seed hole was located at the right side of the polysilicon line which can be seen in the middle at the bottom of the picture. The ELO Si extended from the right side of the




Figure 5.18: I-V characteristics of bad 3-D stacked PMOS transistor with source-drain short circuit




Figure 5.19: Scanning electron beam micrograph of a 3-D PMOS stacked transistor with 0.8  $\mu\text{m}$  thick overgrowth

polysilicon gate forming the drain, to the left side where the source region was located. The most important observation is that the source region was connected to the channel region only on small left-over strings of silicon. Furthermore, the thickness of the ELO above the polysilicon gate was less than  $0.5 \mu\text{m}$ . The channel masked region was misaligned to the right with respect to the gate by about  $0.3 \mu\text{m}$ .

I-V curves for this device are shown in Figs. 5.20 and 5.21. It is apparent that the current was foremost limited by the small effective channel width at the source. This prevented the transistor drain current from reaching saturation and also lead to very small currents for the transistor dimensions of  $10\mu\text{m}/3\mu\text{m}$ . The small effective channel length of less than  $1 \mu\text{m}$  may have contributed to the observed I-V characteristics. Even though the I-V characteristics did not resemble that of a well behaved PMOS transistor, the drain current was modulated over 6 decades by the gate voltage.

Threshold voltages were a strong function of the applied drain voltage. Typical values were between 0 and 1.2 Volt. This could have been caused by the source and drain depletion regions which extended into a major portion of the ELO-SOI bulk material. The diode formed between the PMOS drain and the n-type substrate exhibited good characteristics but with a small reverse breakdown voltage, as shown in Fig. 5.22. Breakdown occurred at about 12 V, which indicated that the junction was in the ELO material which exhibited some defects.

An attempt was made to simulate the observed transistor behaviour with the SPICE <sup>223</sup> circuit simulator. The experimental data could be approximated by a short channel transistor with large threshold voltage sensitivity on gate-bulk and gate-source bias, and large source and drain contact resistances as shown in Fig. 5.23. The simulation input file can be found in appendix D.




Figure 5.20:  $I_D$  vs  $V_{DS}$  characteristics of field effect modulated 3-D stacked PMOS transistor




Figure 5.21:  $I_D$  vs  $V_G$  characteristics of field effect modulated 3-D stacked PMOS transistor




Figure 5.22: I-V characteristics of PMOS-drain/substrate diode




Figure 5.23: SPICE simulation output of extreme short channel MOSFET

## CHAPTER 6

### SUMMARY AND PROPOSED FUTURE RESEARCH

The purpose of this research was to develop a suitable processing sequence for the fabrication of three-dimensionally integrated devices. The development of even a conventional  $3\ \mu\text{m}$  CMOS technology from scratch is a monumental undertaking where practical problems can be unsurmountable if no previous processing know-how is available. For that reason scaling of existing processes is preferred in industry over the design of a completely new process which is time consuming, risky, and extremely costly.

In this work, a completely novel approach to SOI and 3-D integration was taken. While the ultimate goal of this research project, namely the fabrication of well behaved 3-D stacked PMOS transistors was not reached, transistor action was demonstrated. It can be assumed that process optimization would lead to better device performance. Hence, 3-D integration by epitaxial lateral overgrowth of monocrystalline silicon may be a viable alternative to other SOI technologies.

The key processing step in this new technology was selective epitaxial overgrowth. It was discovered that typical epitaxial growth ambients degrade the thin insulating and masking oxides present on wafers subjected to them. This fundamental problem of  $\text{SiO}_2$  disproportionation in the presence of low partial pressures of water vapor, oxygen, and silicon could be explained by the results of very recent related research on the effects of oxygen-deficient annealing ambients on thin gate oxides. Once understood, precautions were taken to prevent this degradation. As a result, lower epitaxial deposition temperatures were employed for selective silicon growth. This new understanding does not only apply to the case of 3-D ELO but to any  $\text{Si}/\text{SiO}_2$  interface subjected to such conditions. It is particularly important for device isolation concepts making use of SEG.

Low temperature epitaxy was thus required to maintain the integrity of the masking and the insulating oxide. However, this raised the problem of crystalline quality of the epitaxially grown silicon. It was commonly known

that defect densities in epitaxial material increased rapidly as the epitaxial deposition temperature was lowered. Even though it had been demonstrated that residual oxidants in the growth ambient were partially responsible for this phenomenon, the exact relationship between the different components was not well understood by most researchers in the field. In this work a connection was established between the oxidant partial pressure in the growth ambient and deposition temperature. This relationship, derived from thermodynamical calculations for the Si-SiO<sub>2</sub>-O<sub>2</sub>-H<sub>2</sub>O system, was confirmed by experimental evidence, both from experiments carried out as part of this work and from results reported in the literature on the oxidation behaviour of silicon under low oxidant partial pressures. For MOS transistors, crystalline quality is not as critical in terms of gain and speed as it is for bipolar devices; however, subthreshold leakage current is influenced by defects in the source/drain to substrate junctions and thereby can perturb the devices' switching behaviour significantly.

The results from the studies on oxide degradation and low temperature epitaxy indicated that suitable operating conditions for the fabrication of 3-D devices by ELO had to be a compromise between low epitaxial deposition temperature to maintain oxide integrity and a required minimum temperature to obtain defect free material. Since the relationship between the given and controllable system input parameters such as carrier gas moisture content, chamber pressure, and temperature was now understood, this compromise could be based on the data available. This subsequently led to typical operating temperatures for the Purdue epitaxy reactor system of about 900 °C, while it had been 950 °C before.

During the course of the investigation it became apparent that the ratio of horizontal to vertical growth rate or aspect ratio in selective epitaxial growth was essentially independent of operating conditions in the Purdue system and fixed at a value close to one. Thus it was necessary to planarize the overgrowth crystallites from heights of about 10 μm to about 0.5 μm above the polysilicon gate. It seemed helpful if the silicon crystallites would have been of same height prior to this planarization procedure. For that reason an investigation was carried out to better understand the growth rate behaviour in the SiH<sub>2</sub>Cl<sub>2</sub> - HCl - H<sub>2</sub> system.

It was determined that selective epitaxial growth was extremely sensitive to temperature as long as wafers were mostly covered with masking oxide. When masking oxide coverage fell below about 40 % growth became much less sensitive to changes in temperature to the extent that non-uniformities

comparable to those obtained in bulk epitaxy, i.e. about  $\pm 3\%$  were obtained. Surface reactions on the masking oxide with related high activation energies were considered to be mainly responsible for the extreme temperature dependence observed in selective epitaxy on wafers mostly covered with oxide.

For a uniform planarization of material  $10\ \mu\text{m}$  thick, to material  $1\ \mu\text{m}$  thick an initial non-uniformity of  $\pm 5\%$  would map into a non-uniformity of  $\pm 50\%$  for the final film. For the 3-D CMOS process this could not be tolerated and a planarization procedure had to be found that would tolerate initial large non-uniformities and yield final films of high uniformity.

The solution to this problem was found in chemo-mechanical polishing of the wafer with plasma deposited oxide or nitride as an etch stop. However, due to the lack of appropriate equipment and experience, the work was performed out of house. This step, first viewed as rather trivial, became one of the main obstacles in obtaining a working stacked PMOS device.

To evaluate the critical properties of the novel polyoxide/ELO interface, a new stacked capacitor structure was designed and built. For that purpose no planarization was necessary. The electrical test revealed reasonably good device behaviour, with surface state densities as low as  $10^{11}\ \text{cm}^{-2}\ \text{eV}^{-1}$ . It was thought that the abundance of hydrogen during interface formation helped in obtaining low surface state densities. Annealing in pure hydrogen at elevated temperatures did result in improvements of interfacial properties for the weak depletion region. It was determined that the interface created by the epitaxial lateral overgrowth of silicon over oxidized polysilicon did result in interfaces that were suited for the fabrication of MOS transistors, even though a further reduction in interface states was desirable. However, no further effort was expended to improve the electronic characteristics of that interface. However, an attempt was made to fabricate a stacked PMOS transistor. This attempt was partially successful as transistor action was demonstrated.

Three problems could be identified that were at least in part responsible for extreme difficulties in obtaining working stacked PMOS transistors. First, the planarization was not optimized. As a result, the thickness of the ELO material was in many areas of the wafer larger than about  $1.5\ \mu\text{m}$ , although this thickness was difficult to measure. The large thickness prevented the subsequent source and drain implant from reaching to the buried gate; thus, a conducting channel was not connected to the source and drain regions. Secondly, to form the top source and drain regions, an implantation mask had to be aligned to the polysilicon gate with high accuracy, i.e. better than  $0.8\ \mu\text{m}$ .



This was difficult to do technologically. The use of borosilicate glass masks with a thermal coefficient of expansion of  $37 \times 10^{-7}$  cm/cm $^{\circ}$ C and an estimated temperature variation of 5  $^{\circ}$ C between successive alignments resulted in changes of 1.5  $\mu$ m for points initially 7 cm apart which clearly cannot be tolerated when alignment accuracies of better than 1  $\mu$ m are required. Misalignment would result in gaps between the conducting channel and the source or drain implant. Thirdly, a high energy high dose implant was required to implant source and drain regions that would reach at least 1  $\mu$ m down into the ELO substrate. The associated straggle and lateral diffusion in conjunction with the required slight overdeveloping and overetching of the masked backside channel region lead to the result of shortcircuited PMOS source and drain.

To obtain a higher yield and better performance of 3-D stacked PMOS transistors the mask set as well as the process have to be refined. Specifically, the mask used for the definition of the source and drain implanted regions for the top device need to be redesigned such that the necessary overetching and overdeveloping as well as lateral diffusion during annealing is compensated for. However, it would still be challenging to obtain good area definition in the 3  $\mu$ m range by wet etching and in the presence of non-negligible environmental temperature and humidity changes. To that end, the use of better controlled processing areas and alignment equipment which are now available in the Purdue laboratory may be required. The second major problem was the ELO planarization. This step is not trivial and requires a lot of expertise in polishing techniques. The development of know-how in that area in house may become necessary to reduce turn-around times and to optimize the planarization step as circumstances require.

Practical aspects of the new technology have yet to be investigated more closely. This particularly concerns dopant redistribution during the epitaxy and during the top transistor source/drain drive in. The top transistor threshold voltage shift due to outdiffusion of the dopant used for the polysilicon implant and bottom transistor junction movement during the high temperature polysilicon oxidation are problematic. Here very recent research on plasma-deposited polysilicon oxides<sup>224</sup> may be helpful. Additional research is needed to establish maximum selective epitaxial growth rates with no nucleation as a function of deposition pressure, deposition temperature, and wafer oxide coverage.

The redesign of the masks and the other process refinements had to be expected as there was basically no information whatsoever on 3  $\mu\text{m}$  processing in the Purdue laboratory when work on this project began. However, it has been demonstrated that 3-D stacked active devices can be fabricated by ELO and it is hoped that as a result of this research 3-D CMOS SOI technologies will become a reality in the near future.

## LIST OF REFERENCES

1. B-Y. Tsaur, "Assessment of Silicon-On-Insulator Technologies for VLSI," *Mat. Res. Soc. Symp. Proc.*, vol. 53, pp. 365-373, 1986.
2. D.J. McGreivy, "Toward Three-Dimensional IC's, Molecular Computers, and Beyond," in *VLSI Technologies Through the 80s and Beyond*, ed. K.A. Pickar, pp. 317-320, IEEE Computer Science, Los Angeles, 1982.
3. J.F. Gibbons and K.F. Lee, "A Folding Principle for New MOSFET Device Structures in Beam-Recrystallized Polysilicon Films," *International Electron Device Meeting Technical Digest*, p. 111, IEDM 1982.
4. K. Tanno, N. Endo, H. Kitajima, Y. Kurogi, and H. Tsuya, "Selective Silicon Epitaxy Using Reduced Pressure Technique," *Jpn. J. Appl. Phys.*, vol. 21, pp. L564-L566, 1982.
5. N. Okazaki *et al.*, "A 16 ns 2Kx8 Bit Full CMOS SRAM," *IEEE JSSC*, vol. SC-19, no. 5, pp. 552-556, October 1984.
6. H. Kawamoto *et al.*, "A 288K CMOS Pseudostatic RAM," *IEEE JSSC*, vol. SC-19, no. 5, pp. 619-623, October 1984.
7. A. Mohsen *et al.*, "The Design and Performance of CMOS 256K Bit DRAM Devices," *IEEE JSSC*, vol. SC-19, no. 5, pp. 610-618, October 1984.
8. J. Miyamoto *et al.*, "A High-Speed 64K CMOS RAM with Bipolar Sense Amplifiers," *IEEE JSSC*, vol. SC-19, no. 5, pp. 557-563, October 1984.
9. T. Sakurai *et al.*, "A Low Power 46 ns 256 Kbit CMOS Static RAM with Dynamic Double Word Line," *IEEE JSSC*, vol. SC-19, no. 5, pp. 578-584, October 1984.
10. D. Fullagar, "CMOS Comes of Age," *IEEE Spectrum*, pp. 24-27, December 1980.
11. R. D. Davies, "The Case for CMOS," *IEEE Spectrum*, pp. 26-32, October 1983.

12. F. Neppl and H.-J. Pfeleiderer, "CMOS-Technology - Status, Trends, and Applications," *European Solid State Device Research Conference Proceedings*, pp. C4-13 - C4-22, Montpellier, France, September 1988.
13. D. M. Brown, M. Ghezzeo, and J. M. Pimbley, "Trends in Advanced Process Technology - Submicrometer CMOS Device Design and Process Requirements," *Proceedings of the IEEE*, vol. 74, no. 12, pp. 1678-1702, December 1986.
14. W. C. Holton and R. K. Cavin, III, "A Perspective on CMOS Technology Trends," *Proceedings of the IEEE*, vol. 74, no. 12, pp. 1646-1668, December 1986.
15. R.H. Havemann *et al.*, "An 0.8  $\mu\text{m}$  256K BiCMOS SRAM Technology," *IEDM Proceedings*, pp. 841-843, Washington, D.C., December 1987.
16. A.W. Wieder, C. Werner, and J. Harter, "Design Model for Bulk CMOS Scaling," *IEEE Trans. Electron Dev.*, vol. ED-30, no. 3, March 1983.
17. K. Sickert, "Eine Methode für den Entwurf dynamischer CMOS Schaltungen," *NTG Entwurfsautomatisierung*, pp. 142-149, 1974.
18. R.H. Krambeck *et al.*, "High-Speed Compact Circuits with CMOS," *IEEE J. Solid State Circuits*, vol. SC-17, no. 3, pp. 614-618, June 1982.
19. B.T. Murphy *et al.*, "A CMOS Single Chip Microprocessor," *IEEE Int. Solid State Circuits Conf. Proceedings*, 1981.
20. N.F. Goncalves and H.J. De Man, "NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures," *IEEE J. Solid State Circuits*, vol. SC-18, no. 3, pp. 261-266, June 1983.
21. J.A. Friedrich, "3-D CMOS Process Development," *Thesis Proposal*, Purdue University, January 1988.
22. L.C. Parrillo, "CMOS Active and Field Device Fabrication," *Semiconductor International*, pp. 64-70, April 1988.
23. L.C. Parrillo, R.S. Payne, R.E. Davis, G.W. Reutlinger, and R.L. Field, "Twin-Tub CMOS - A Technology for VLSI Circuits," *IEEE Int. Electron Dev. Meet.*, p. 752, Washington, D.C., 1980.
24. J. A. Appels, E. Kooi, M. M. Pfaffen, J. J. H. Schatorje, and W. H. C. G. Verkuylen, "Local Oxidation of Silicon and its Application in Semiconductor-Device Technology," *Philips Res. Repts.*, vol. 25, pp. 118-132, 1970.

25. E. Bassous, H.N. Yu, and V. Maniscalco, "Topology of Silicon Structures with Recessed SiO<sub>2</sub>," *J. Electrochem. Soc.*, vol. 123, pp. 1729-1737, November 1976.
26. K.Y. Chiu *et al.*, "The SWAMI - A Defect Free and Near-Zero Bird's-Beak Local Oxidation Process and its Application in VLSI Technology," *IEDM Technical Digest*, pp. 224-227, December 1982.
27. J. Hui, T.Y. Chiu, S. Wong, and W.G. Oldham, "Electrical Properties of MOS Devices Made with SILO Technology," *IEDM Technical Digest*, pp. 220-223, December 1982.
28. K. Kurosawa, T. Shibata, and H. Iizuka, "A New Bird's-Beak Free Field Isolation Technology for VLSI Devices," *IEDM Technical Digest*, pp. 384-387, December 1981.
29. K.L. Wang, S.A. Saller, W.R. Hunter, P.K. Chatterjee, and P. Yang, "Direct Moat Isolation for VLSI," *Transactions on Electron Devices*, vol. ED-29, pp. 541-547, April 1982.
30. R.D. Rung, H. Momose, and Y. Nagakubo, "Deep Trench Isolated CMOS Devices," *IEDM Technical Digest*, pp. 237-240, December 1982.
31. F. Horiguchi *et al.*, "Process Technologies for High Density, High Speed 16 Megabit Dynamic RAM," *IEDM Proceedings*, pp. 324-327, Washington, D.C., December 1987.
32. M.C. Roberts, P.H. Bolbot, and D.J. Foster, "A Sub-Micron CMOS Process Employing Trench Isolation," *ESSDERC Conference Proceedings*, pp. C4-533 - C4-536, Montpellier, France, September 1988.
33. K. Hieda *et al.*, "New Effects of Trench Isolated Transistor Using Side-Wall Gates," *IEDM Technical Digest*, pp. 736-739, Washington, D.C., December 1987.
34. J. O. Borland and C. I. Drowley, "Advanced Dielectric Isolation Through Selective Epitaxial Growth Technique," *Solid State Technology*, no. 8, pp. 141-148, August 1985.
35. T. Kamins, "CMOS Device Isolation Using the Selective-Etch-and-Refill-with-Epi (SEREPI) Process," *IEEE Electron Device Letters*, vol. EDL-6, pp. 617-619, December 1985.
36. N. Endo, N. Kasai, A. Ishitani, H. Kitajima, and Y. Kurogi, "Scaled CMOS Technology Using SEG Isolation and Buried Well Process," *IEEE Trans. Electron Dev.*, vol. ED-33, no. 11, pp. 1659-1666, November 1986.

37. K. A. Sabine and H. A. Kemhadjian, "Selective Epitaxy for CMOS VLSI," *IEEE Electron Dev. Let.*, vol. EDL-6, no. 1, pp. 43-46, January 1985.
38. N. Kasai, N. Endo, A. Ishitani, and H. Kitajima, "1/4- $\mu\text{m}$  CMOS Isolation Technique Using Selective Epitaxy," *IEEE Trans. Electron Dev.*, vol. ED-34, no. 6, pp. 1331-1336, June 1987.
39. H. Kuerten, H.-J. Voss, W. Kim, and W. Engl, "Selective Low-Pressure Silicon Epitaxy for MOS and Bipolar Transistor Application," *IEEE Transactions on Electron Devices*, vol. ED-30, pp. 1511-1515, November 1983.
40. J.O. Borland, "Novel Device Structures By Selective Epitaxial Growth (SEG)," *IEDM Technical Digest*, pp. 12-15, Washington, D.C., December 1987.
41. J.O. Borland, "Historical Review of SEG And Future Trends in Silicon Epi Technology," *Proc. 10th International CVD Conference*, pp. 307-316, Electrochemical Soc., Honolulu, Hawaii, October 1987.
42. A.C. Ipri, L. Jastrzebski, J.F. Corboy, and R. Metz, "Selective Epitaxial Growth for the Fabrication of CMOS Integrated Circuits," *IEEE Transactions on Electron Devices*, vol. ED-31, pp. 1741-1748, December 1984.
43. A. Ishitani, N. Endo, H. Kitajima, and N. Kasai, "Silicon Selective Epitaxial Growth for CMOS Technology," *Proc. 10th International CVD Conference*, pp. 355-365, Electrochem. Soc., Honolulu, Hawaii, October 1987.
44. J. Haisma, "SOI Technologies: Their Past, Present, and Future," *European Solid State Device Research Conference Proceedings*, pp. C4-3 - C4-9, Montpellier, France, September 1988.
45. L. Jastrzebski, "Silicon on Insulators: Different Approaches - A Review," *J. of Crystal Growth*, no. 70, pp. 253-270, 1984.
46. K. Sugahara *et al.*, "SOI/SOI/Bulk-Si Triple-Level Structure for Three-Dimensional Devices," *IEEE Electron Device Letters*, vol. EDL-7, no. 3, pp. 193-195, March 1986.
47. T. Nishimura *et al.*, "Three-Dimensional IC for High Performance Image Signal Processor," *IEDM Technical Digest*, pp. 111-114, Washington, D.C., December 1987.

48. S. Tatsuno, "Japan's Push into Creative Semiconductor Research- 3-Dimensional ICs," *Solid State Technology*, pp. 29-30, March 1987.
49. N.S. Alvi, S.M. Tang, and R. Kwor, "Recrystallization by Rapid Thermal Annealing of Implanted Low-Pressure Chemical Vapor Deposited Amorphous Si Films," *J. Appl. Phys.*, vol. 62, pp. 4878-4883, 15 December 1987.
50. T. Hamasaki, Y. Inoue, and M. Yoshimi, "Multilevel Construction of Seeded-Laterally Epitaxial Silicon Films on Insulator," *J. Appl. Phys.*, vol. 62, pp. 126-130, 1 July 1987.
51. D. Bursky, "Laser Recrystallization Stratifies Three Levels of Silicon on a Single Chip," *Electronic Design*, vol. 33, p. 68, May 1985.
52. H.E. Cline, "Silicon Thin Films formed on an Insulator by Recrystallization," *J. Appl. Phys.*, vol. 55, pp. 2910-2915, 15 April 1984.
53. Y. Kobayashi, A. Fukami, and T. Suzuki, "RF Recrystallization of Polycrystalline Silicon on Fused Silica for MOSFET Devices," *J. Electrochem. Soc.*, vol. 131, no. 5, pp. 1188-1194, May 1984.
54. S. Kawamura, N. Sasaki, and M. Nakano, "Laser Recrystallization of Si over SiO<sub>2</sub> with a Heat-Sink Structure," *J. Appl. Phys.*, vol. 55, pp. 1607-1609, 15 March 1984.
55. R.B. Iverson and R. Reif, "Recrystallization of Amorphized Polycrystalline Silicon Films on SiO<sub>2</sub>: Temperature Dependence of the Crystallization Parameters," *J. Appl. Phys.*, vol. 62, pp. 1675-1681, 1 September 1987.
56. I.N. Miaoulis and B.B. Mikic, "Heat-Source Power Requirements for High-Quality Recrystallization of Thin Silicon Films for Electronic Devices," *J. Appl. Phys.*, vol. 59, pp. 1658-1662, 1 March 1986.
57. E. Fujii, K. Senda, and F. Emoto, "Dependence of Growth Length of Single Crystals on Scanning Direction of Laser Beam in Lateral Seeding Process," *J. Appl. Phys.*, vol. 63, pp. 2633-2636, 15 April 1988.
58. K. Sugahara, S. Kusunoki, and Y. Inoue, "Orientation Control of the Silicon Film on Insulator by Laser Recrystallization," *J. Appl. Phys.*, vol. 62, pp. 4178-4181, 15 November 1987.
59. R. Mukai, N. Sasaki, T. Iwani, S. Kawamura, and M. Nakano, "Single Crystalline Si Islands on an Amorphous Insulating Layer," *Appl. Phys. Lett.*, vol. 44, no. 10, pp. 994-996, 15 May 1984.

60. T. Warabisako, M. Miyao, M. Ohkura, and T. Tokuyama, "Characterization of Laser-SOI Double Si Active Layers," *International Electron Device Meeting Technical Digest*, p. 833, IEDM 1982.
61. J. Shappir and R. Adar, "Polycrystalline Silicon Recrystallization by Combined CW Laser and Furnace Heating," *J. Electrochem. Soc.*, vol. 131, no. 4, pp. 902-905, April 1984.
62. S. Horita and H. Ishiwara, "Characterization of Silicon-on-Insulator Films Recrystallized by an Obliquely Scanned Pseudoline Electron Beam," *J. Appl. Phys.*, vol. 61, pp. 1006-10014, 1 February 1987.
63. T. Sakurai, "Focused Lamp Zone Melting Recrystallization of Silicon on Insulating Substrates," *J. Electrochem. Soc.*, vol. 133, no. 7, pp. 1485-1488, July 1986.
64. H.I. Smith, C.V. Thompson, and M.W. Geis, "The mechanism of Orientation in Si Graphoepitaxy by Laser or Strip Heater Recrystallization," *J. Electrochem. Soc.*, vol. 130, no. 10, pp. 2050-2053, October 1983.
65. I.N. Miaoulis and B.B. Mikic, "Temperature Distribution of Silicon-on-Insulator Systems During Recrystallization Processing," *J. Appl. Phys.*, vol. 59, pp. 1663-1666, 1 March 1986.
66. D.A. Smith, R.A. McMahon, and H. Ahmed, "Scanning Electron Microscopy Study of Seeded Recrystallization of Silicon-on-Insulator Layers with either Polycrystalline or Epitaxially Deposited Silicon in the Seed Windows," *J. Appl. Phys.*, vol. 63, pp. 1438-1441, 1 March 1988.
67. R. Drosd and J. Washburn, "Some Observations on the Amorphous to Crystalline Transformation in Silicon," *J. Appl. Phys.*, vol. 53, no. 1, pp. 397-403, January 1982.
68. Y. Kunii, M. Tabe, and K. Kajiyama, "Amorphous-Si/Crystalline-Si Facet Formation during Si Solid-Phase Epitaxy near Si/SiO<sub>2</sub> Boundary," *J. Appl. Phys.*, vol. 56, no. 2, pp. 279-285, July 1984.
69. H. Ishiwara, M. Tanaka, and S. Furukawa, "Lateral Solid Phase Epitaxy in Selectively P-Doped Amorphous Si Film," *Appl. Phys. Lett.*, vol. 49, no. 20, pp. 1363-1365, November 1986.
70. Y. Kunii, M. Tabe, and K. Kajiyama, "Solid-Phase Lateral Epitaxy of Chemical Vapor Deposited Amorphous Silicon by Furnace annealing," *J. Appl. Phys.*, vol. 54, no. 5, pp. 2847-2849, May 1983.



71. G.W. Cullen, M.T. Duffy, and R.K. Smeltzer, "Recent Advances in the Heteroepitaxy of Silicon on Sapphire Technology," *Electrochem. Soc. Proc 84-7*, p. 230, Symposium on VLSI, 1984.
72. "Epitaxial Fluorides Show Promise," *Semiconductor International*, p. 20, June 1988.
73. L.J. Schowalter, R.W. Fathauer, R.W. DeBlois, L.G. Turner, and J.P. Krusius, "Epitaxial Insulating Films of  $\text{CaF}_2$  on Si," *Electrochem. Soc. Proc 84-7*, p. 448, Symposium on VLSI, 1984.
74. S. Wolf and R.N. Tauber, in *Silicon Processing for the VLSI Era*, vol. 1 - Process Technology, Lattice Press, Sunset Beach, Ca, 1986.
75. L.J.M. Bollen, C.H.J. van den Brekel, and H.K. Kuiken, "A Mathematical Model for Selective Epitaxial Growth," *J. Crystal Growth*, vol. 51, pp. 581-586, 1981.
76. M. Druminski and R. Gessner, "Selective Etching and Epitaxial Refilling of Silicon Wells in the System  $\text{SiH}_4/\text{HCl}/\text{H}_2$ ," *J. Crystal Growth*, vol. 31, pp. 312-316, 1975.
77. S.M. Fisher, M.L. Hammond, and N.P. Sandler, "Thin Epitaxial Silicon by CVD," in *Emerging Semiconductor Technology*, pp. 33-49, 1986.
78. S.M. Fisher, M.L. Hammond, and N.P. Sandler, "Reduced Pressure Epitaxy in an Induction-Heated Vertical Reactor," *Solid State Tech.*, pp. 107-112, 1986.
79. S. Hine, T. Hirao, S. Kayano, and N. Tsubouchi, *A New Isolation Technology for Bipolar Devices by Low Pressure Selective Silicon Epitaxy*, pp. 116-117.
80. A. Ishitani, N. Endo, and H. Tsuya, "Local Loading Effect in Selective Silicon Epitaxy," *Japan. J. Appl. Phys.*, vol. 23, pp. L391-L393, 1984.
81. L. Jastrzebski, J.F. Corboy, and R. Pagliaro, Jr., "Growth of Electronic Quality Silicon Over  $\text{SiO}_2$  by Epitaxial Lateral Overgrowth Technique," *J. Electrochem. Soc.*, vol. 129, pp. 2645-2647, 1982.
82. L. Jastrzebski, J.F. Corboy, J.T. McGinn, and R. Pagliaro, Jr., "Growth Process of Silicon Over  $\text{SiO}_2$  by CVD: Epitaxial Lateral Overgrowth Technique," *J. Electrochem. Soc.*, vol. 130, pp. 1571-1580, 1983.
83. L. Jastrzebski, "SOI by CVD: Epitaxial Lateral Overgrowth (ELO) Process-Review," *J. of Crystal Growth*, vol. 63, pp. 493-526, 1983.

84. N. Kasai, M. Kimura, N. Endo, A. Ishitani, and H. Kitajima, "Silicon Selective Epitaxial Growth Over Thick SiO<sub>2</sub> Islands," *Japan. J. Appl. Phys.*, vol. 26, pp. 671-674, 1987.
85. H. Kitajima, A. Ishitani, N. Endo, and K. Tanno, "Crystalline Defects in Selectively Epitaxial Silicon Layers," *Jap. J. Appl. Phys.*, vol. 22, no. 12, pp. L783-L785, December 1983.
86. H.M. Liaw, R.H. Reuss, H.T. Nguyen, and G.P. Woods, *Surface Morphology of Selective Epitaxial Growth*, pp. 260-273.
87. N. Miyamoto, A. Kanai, and H. Kato, "Lattice Strain of Selectively Grown Silicon Epitaxial Layer," *Japan. J. Appl. Phys.*, vol. 25, pp. 1825-1829, 1986.
88. S. Nagao, K. Higashitani, Y. Akasaka, and H. Nakata, "Application of Selective Silicon Epitaxial Growth for CMOS Technology," *IEEE Trans. Electron Dev.*, vol. Ed, no. 11, pp. 1738-1744, November 1986.
89. H. Ogawa, T. Nishinaga, M. Kasuga, and T. Arizumi, "The Selective Epitaxial Growth of Silicon Using Silicon Nitride Film as a Mask," *Japan. J. Appl. Phys.*, vol. 10, pp. 1675-1679, 1971.
90. P. Rai-Choudhury and D.K. Schroder, "Selective Growth of Epitaxial Silicon and Gallium Arsenide," *J. Electrochem. Soc.*, vol. 118, pp. 107-110, 1971.
91. P. Rai-Choudhury and D.K. Schroder, "Selective Silicon Epitaxy and Orientation Dependence of Growth," *J. Electrochem. Soc.*, vol. 120, pp. 664-668, 1973.
92. R.K. Smeltzer, "Epitaxial Deposition of Silicon in Deep Grooves," *J. Electrochem. Soc.*, vol. 122, pp. 1666-1671, 1975.
93. F. Mieno *et al.*, "Novel Selective Poly- and Epitaxial Silicon Growth (SPEG) Technique for ULSI Processing," *IEDM Technical Digest*, pp. 16-19, Washington, D.C., December 1987.
94. L. Jastrzebski, J.F. Corboy, and R. Soydan, "Issues and Problems Involved in Selective Epitaxial Growth of Silicon for SOI Fabrication," *Proc. 10th International CVD Conference*, pp. 334-354, Electrochem. Soc., Honolulu, Hawaii, October 1987.
95. V.S. Ban, "Principles of Chemical Vapor Deposition of Semiconductors," *Advances in Electronic Materials*, pp. 63-93.

96. R. W. Atherton, "Fundamentals of Silicon Epitaxy," *Semiconductor International*, no. 11, pp. 117-123, November 1981.
97. F.C. Eversteijn, "Gas-Phase Decomposition of Silane in a Horizontal Epitaxial Reactor," *Philips Res. Rpts.*, vol. 26, pp. 134-144, 1971.
98. C. S. Herrick and D. W. Woodruff, "The Homogeneous Nucleation of Condensed Silicon in the Gaseous Si-H-Cl System," *J. Electrochem. Soc.*, vol. 131, no. 10, pp. 2417-2422, October 1984.
99. J. Bloem, "High Chemical Vapour Deposition Rates of Epitaxial Silicon Layers," *J. of Crystal Growth*, vol. 18, pp. 70-76, 1973.
100. A.S. Grove, "Mass Transfer in Semiconductor Technology," *Ind. & Eng. Chem.*, vol. 58, no. 48, 1966.
101. F.C. Eversteijn, "Chemical-Reaction Engineering in the Semiconductor Industry," *Philips Res. Rpts.*, vol. 29, pp. 45-66, 1974.
102. F.C. Eversteijn, P.J.W. Severin, C.H.J. van den Brekel, and H.L. Peek, "A Stagnant Layer Model for the Epitaxial Growth of Silicon from Silane in a Horizontal Reactor," *J. Electrochem. Soc.*, vol. 117, pp. 925-931, 1970.
103. Vladimir S. Ban and Stephen L. Gilbert, "The Chemistry and Transport Phenomena of Chemical Vapor Deposition of Silicon from  $\text{SiCl}_4$ ," *J. of Crystal Growth*, vol. 31, pp. 284-289, 1975.
104. Jan Bloem, "Silicon Epitaxy from Mixtures of  $\text{SiH}_4$  and  $\text{HCl}$ ," *J. Electrochem. Soc.*, vol. 117, no. 11, pp. 1397-1401, November 1970.
105. K. Chen, "Heat and Mass Transfer in Horizontal Vapor Phase Epitaxy Reactors," *J. Crystal Growth*, vol. 70, pp. 64-72, 1984.
106. H.C. Theuerer, *J. Electrochem. Soc.*, vol. 108, p. 649, 1961.
107. P. van der Putte, L.J. Giling, and J. Bloem, "Growth and Etching of Silicon in Chemical Vapour Deposition Systems: The Influence of Thermal Diffusion and Temperature Gradient," *J. Crystal Growth*, vol. 31, pp. 299-307, 1975.
108. C.H.J. van den Brekel, "Characterization of Chemical Vapour-Deposition Processes Part I," *Philips Res. Rpts.*, vol. 32, pp. 118-133, 1977.
109. C.H.J. van den Brekel and J. Bloem, "Characterization of Chemical Vapour-Deposition Processes Part II," *Philips Res. Rpts.*, vol. 32, pp. 134-146, 1977.

110. J.C. Gillis, M.L. Hammond, and C.L. Ramiller, "Fluid Mechanical Model for CVD in a Horizontal RF Reactor," in *Proceedings of the Ninth International Conference on Vapor Deposition*, ed. McD. Robinson, C.H.J. van den Brekel, G.W. Cullen, J.M. Blocher, and P. Rai-Choudhury (eds.), pp. 21-30, Electrochemical Society, Pennington, N.J., 1984.
111. V.S. Ban, "Transport Phenomena Measurements in Epitaxial Reactors," *J. Electrochem. Soc.*, vol. 125, pp. 317-320, 1978.
112. J. Bloem and L.J. Giling, "Epitaxial Growth of Silicon by Chemical Vapor Deposition," in *VLSI Electronics: Microstructure Science*, vol. 12, pp. 89-139, Academic Press, Inc., 1985.
113. S.E. Bradshaw, "The Effects of Gas Pressure and Velocity on Epitaxial Silicon Deposition by the Hydrogen Reduction of Chlorosilanes," *Int. J. Elect.*, vol. 23, pp. 381-391, 1967.
114. W.H. Shepherd, "Vapor Phase Deposition and Etching of Silicon," *J. Electrochem. Soc.*, vol. 112, pp. 988-994, 1965.
115. C.W. Manke and L.F. Donaghey, "Analysis of Transport Processes in Vertical Cylinder Epitaxy Reactors," *J. Electrochem. Soc.*, vol. 124, pp. 561-569, 1977.
116. P.C. Rundle, "The Epitaxial Growth of Silicon in Horizontal Reactors," *Int. J. Elect.*, vol. 24, pp. 405-413, 1968.
117. P.C. Rundle, "The Growth of Silicon in Horizontal Reactors," *J. Crystal Growth*, vol. 11, pp. 6-10, 1971.
118. W.G. Breiland and P. Ho, "In Situ Laser Measurements of Silicon CVD," in *Proceedings of the Ninth International Conference on Vapor Deposition*, ed. McD. Robinson, C.H.J. van den Brekel, G.W. Cullen, J.M. Blocher, and P. Rai-Choudhury (eds.), pp. 44-59, Electrochemical Society, Pennington, N.J., 1984.
119. W. A. P. Claassen and J. Bloem, W. G. J. N. Valkenburg, and C. H. J. Van Den Brekel, "The Deposition of Silicon from Silane in a Low Pressure Hot-Wall System," *J. Crystal Growth*, vol. 57, pp. 259-266, 1982.

120. M.E. Coltrin, R.J. Kee, and J.A. Miller, "A Mathematical Model of Silicon Chemical Vapor Deposition," in *Proceedings of the Ninth International Conference on Vapor Deposition*, ed. McD. Robinson, C.H.J. van den Brekel, G.W. Cullen, J.M. Blocher, and P. Rai-Choudhury (eds.), pp. 31-43, Electrochemical Society, Pennington, N.J., 1984.
121. K.F. Jensen, "Modelling of Chemical Vapor Deposition Reactors," in *Proceedings of the Ninth International Conference on Vapor Deposition*, ed. McD. Robinson, C.H.J. van den Brekel, G.W. Cullen, J.M. Blocher, and P. Rai-Choudhury (eds.), pp. 3-20, Electrochemical Society, Pennington, N.J., 1984.
122. A.E.T. Kuiper, C.J.H. van den Brekel, J. de Groot, and G.W. Veltkamp, "Modeling of Low-Pressure CVD Processes," *J. Electrochem. Soc.*, vol. 129, pp. 2288-2291, 1982.
123. F.C. Eversteijn and H.L. Peek, "Design Considerations on the Epitaxial Growth of Silicon from Silane in a Horizontal Reactor," *Philips Res. Rpts.*, vol. 25, pp. 472-481, 1970.
124. E. Fujii, H. Nakamura, K. Haruna, and Y. Koga, "A Quantitative Calculation of the Growth Rate of Epitaxial Silicon from  $\text{SiCl}_4$  in a Barrel Reactor," *J. Electrochem. Soc.*, vol. 119, pp. 1106-1113, 1972.
125. J. Juza and J. Cermak, "Phenomenological Model of the CVD Epitaxial Reactor," *J. Electrochem. Soc.*, vol. 129, pp. 1627-1634, 1982.
126. Vladimir S. Ban, "Chemical Processes in Vapor Deposition of Silicon II. Deposition from  $\text{SiCl}_3\text{H}$  and  $\text{SiCl}_4$ ," *J. Electrochem. Soc.*, vol. 122, no. 10, pp. 1389-1391, October 1975.
127. R.P. Zingg, *Private Communications*, October 1988.
128. Vladimir S. Ban and Stephen L. Gilbert, "Chemical Processes in Vapor Deposition of Silicon I. Deposition from  $\text{SiCl}_2\text{H}_2$  and Etching by  $\text{HCl}$ ," *J. Electrochem. Soc.*, vol. 122, no. 10, pp. 1382-1388, October 1975.
129. J. Bloem, W. A. P. Claassen, and W. G. J. N. Valkenburg, "Rate-Determining Reactions and Surface Species in CVD Silicon IV. The  $\text{SiCl}_4 - \text{H}_2 - \text{N}_2$  and the  $\text{SiHCl}_3 - \text{H}_2 - \text{N}_2$  system," *J. of Crystal Growth*, vol. 57, pp. 177-184, 1982.

130. W.A. Bryant, "The Kinetics of the Deposition of Silicon by Silane Pyrolysis at Low Temperatures and Atmospheric Pressure," *Thin Solid Films*, vol. 60, pp. 19-25, 1979.
131. E. G. Bylander, "Kinetics of Silicon Crystal Growth from  $\text{SiCl}_4$  Decomposition," *J. Electrochem. Soc.*, vol. 109, no. 12, pp. 1171-1175, December 1962.
132. R. Cadoret, "Growth by Vacuum Evaporation, Sputtering, Molecular Beam Epitaxy and Chemical Vapor Deposition," in *Interfacial Aspects of Phase Transformations*, ed. B. Mutaftschiev (ed.), pp. 453-488, D. Reidel Publishing Co., 1982.
133. W. A. P. Claassen and J. Bloem, "The Growth of Silicon from Silane in Cold Wall CVD Systems," *Philips J. Res.*, vol. 36, pp. 124-139, 1981.
134. M. J-P. Duchemin, M. M. Bonnet, and M. F. Koelsch, "Kinetics of Silicon Growth under Low Hydrogen Pressure," *J. Electrochem. Soc.*, vol. 125, no. 4, pp. 637-644, April 1978.
135. R.F.C. Farrow, "The Kinetics of Silicon Deposition on Silicon by Pyrolysis of Silane," *J. Electrochem. Soc.*, vol. 121, pp. 899-907.
136. J. Bloem and W. A. P. Claassen, "Rate-Determining Reactions and Surface Species in CVD of Silicon I. The  $\text{SiH}_4$  -  $\text{HCl}$  -  $\text{H}_2$  system," *J. of Crystal Growth*, vol. 49, pp. 435-444, 1980.
137. A.A. Chernov and M.P. Rusaikin, "Theoretical Analysis of Equilibrium Adsorption Layers in CVD Systems ( $\text{Si-H-Cl}$ ,  $\text{Ga-As-H-Cl}$ )," *J. Crystal Growth*, vol. 45, pp. 73-81, 1978.
138. W. A. P. Claassen and J. Bloem, "Rate-Determining Reactions and Surface Species in CVD of Silicon II. The  $\text{SiH}_2\text{Cl}_2$ - $\text{H}_2$ - $\text{N}_2$ - $\text{HCl}$  System," *J. Crystal Growth*, vol. 50, pp. 807-815, 1980.
139. R. Pagliaro, Jr., J.F. Corboy, L. Jastrzebski, and R. Soydan, "Uniformly Thick Selective Epitaxial Silicon," *J. Electrochem. Soc.*, vol. 134, pp. 1235-1238, 1987.
140. M. Kastelic, *MScChE Thesis*, Purdue University, October 1988.
141. E.C. Stassinou, T.J. Anderson, and H.H. Lee, "A Mechanism and Kinetics of Silicon Growth," *J. Crystal Growth*, vol. 73, pp. 21-30, 1985.

142. P. Bennema and C. Van Leeuwen, "Crystal Growth from the Vapour Phase: Confrontation of Theory with Experiment," *J. of Crystal Growth*, vol. 31, pp. 3-19, 1975.
143. W. A. P. Claassen and J. Bloem, "The Nucleation of CVD Silicon on  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$  Substrates," *J. Electrochem. Soc.*, vol. 127, no. 1, pp. 194-202, January 1980.
144. P. D. Braun and W. Kosak, "Local Selective Homoepitaxy of Silicon at Reduced Temperatures using a Silicon-Iodine Transport System," *J. of Crystal Growth*, vol. 45, pp. 118-125, 1978.
145. G.R. Srinivasan and B.S. Meyerson, "Current Status of Reduced Temperature Silicon Epitaxy by Chemical Vapor Deposition," *J. Electrochem. Soc.*, vol. 134, pp. 1518-1524, 1987.
146. S. Nagao, K. Higashitani, Y. Akasaka, and H. Nakata, "Crystalline Film Quality in Reduced Pressure Silicon Epitaxy at Low Temperature," *J. Appl. Physics*, vol. 57, no. 10, pp. 4589-4593, May 1985.
147. S. T. Liu, L. Chan, and J. O. Borland, "Reaction Kinetics of  $\text{SiO}_2$ · $\text{Si}(100)$  Interface in  $\text{H}_2$  Ambient in a Reduced Pressure Epitaxial Reactor," *10th Intl. Conf. on CVD*, October 1987, Honolulu, .
148. A. Ishizaka and Y. Shiraki, "Low Temperature Surface Cleaning of Silicon and Its Application to Silicon MBE," *J. Electrochem. Soc.*, vol. 133, no. 4, pp. 666-671, April 1986.
149. D.R. Bradbury, T.I. Kamins, and C.-W. Tsao, "Control of Lateral Epitaxial Chemical Vapor Deposition of Silicon over Insulators," *J. Appl. Phys.*, vol. 55, pp. 519-523, 1984.
150. A. Ishitani, H. Kitajima, N. Endo, and N. Kasai, "Facet Formation in Selective Silicon Epitaxial Growth," *Japan. J. Appl. Phys.*, vol. 24, pp. 1267-1269, 1985.
151. C.I. Drowley, G.A. Reid, and R. Hull, "Model for Facet and Sidewall Defect Formation During Selective Epitaxial Growth of (001) Silicon," *Appl. Phys. Lett.*, vol. 52, no. 7, pp. 546-548, 15 February 1988.
152. J.T. McGinn, L. Jastrzebski, and J.F. Corboy, "Defect Characterization in Monocrystalline Silicon Grown Over  $\text{SiO}_2$ ," *J. Electrochem. Soc.*, vol. 131, no. 2, pp. 398-403, February 1984.

153. N. Endo, K. Tanno, H. Kitajima, A. Ishitani, Y. Kurogi, and H. Tsuya, "Novel Device Isolation Technology with Selective Epitaxial Growth," *Trans. Electron Dev.*, vol. ED-31, no. 9, pp. 1283-1288, September 1984.
154. D. D. Rathman, D. J. Silversmith, and J. A. Burns, "Lateral Epitaxial Overgrowth of Silicon on SiO<sub>2</sub>," *J. Electrochem. Soc.*, vol. 129, no. 10, pp. 2303-2306, October 1982.
155. L. Jastrzebski, A.C. Ipri, and J.F. Corboy, "Device Characterization on Monocrystalline Silicon grown Over SiO<sub>2</sub> by the ELO Process," *IEEE Electron Device Letters*, vol. EDL-4, pp. 32-35, February 1983.
156. S.T. Liu, *Private Communications*, Honeywell SSED, Plymouth, MN, June 1988.
157. D.V. McCaughan and R.A. Kushner, "Degradation of Oxide Films due to Radiation Effects in Exposure to Plasmas in Sputter Deposition and Backsputtering," *Proceedings of the IEEE*, vol. 62, p. 1236, 1974.
158. C.P. Ho and S.E. Hansen, "SUPREM III - A Program For Integrated Circuit Process Modeling and Simulation," in *Technical Report No. SEL 83-001*, Stanford Electronics Laboratories, Stanford, CA, July 1983.
159. H. Nozawa, N. Matsukawa, and S. Morita, "AN EEPROM Cell Using a Low Barrier Height Tunnel Oxide," *IEEE Trans. Electron Dev.*, vol. ED-33, no. 2, pp. 275-281, February 1986.
160. K. Komori, K. Kuroda, S. Meguro, K. Nagasawa, M. Fukuda, K. Uchibori, and T. Hagiwara, "A High Performance Memory Cell Technology for Mega Bit EPROMs," *International Electronic Device Meeting (IEDM)*, pp. 627-630, 1985.
161. G. Gerosa, C. Hart, S. Harris, R. Kung, J. Weihmeir, and J. Yeargain, "A High Performance CMOS Technology for 256K/1MB EPROMs," *International Electronic Device Meeting (IEDM)*, pp. 631-634, 1985.
162. L. Chen, S. W. Owen, C. S. Jenq, and A. R. Renninger, "A 256K High Performance CMOS EEPROM Technology," *International Electronic Device Meeting (IEDM)*, pp. 620-623, 1985.
163. E.A. Irene, E. Tierney, and D.W. Dong, "Silicon Oxidation Studies: Morphological Aspects of the Oxidation of Polycrystalline Silicon," *J. Electrochem. Soc.*, vol. 127, no. 3, pp. 705-713, March 1980.



164. D.J. DiMaria and D.R. Kerr, "Interface Effects and High Conductivity in Oxides Grown from Polycrystalline Silicon," *Appl. Phys. Lett.*, vol. 27, no. 9, pp. 505-507, November 1975.
165. R.M. Anderson and D.R. Kerr, "Evidence for Surface Asperity Mechanism of Conductivity in Oxide Grown on Polycrystalline Silicon," *J. Applied Physics*, vol. 48, no. 11, pp. 4834-4836, November 1977.
166. C.Y. Wu and C.F. Chen, "Superior Characteristics of Thermal Oxide Layers grown on Amorphous Silicon Films," *Appl. Phys. Lett.*, vol. 50, no. 17, pp. 1167-1169, April 1987.
167. K. Shinada, S. Mori, and Y. Mikata, "Reduction in Polysilicon Oxide Leakage Current by Annealing prior to Oxidation," *J. Electrochem. Soc.*, vol. 132, no. 9, pp. 2185-2188, September 1985.
168. N. S. Alvi, S. K. Lee, and D. -L. Kwong, "Thin Polyoxide Films Grown by Rapid Thermal Processing," *IEEE Electron Dev. Lett.*, vol. EDL-8, no. 5, pp. 197-199, May 1987.
169. K. Hofmann, G.W. Rubloff, and R.A. McCorkle, "Defect Formation in Thermal SiO<sub>2</sub> by High-Temperature Annealing," *Appl. Phys. Lett.*, vol. 49, no. 22, pp. 1525-1527, December 1986.
170. K. Hofmann, G.W. Rubloff, and D.R. Young, "Role of Oxygen in Defect-Related Breakdown in Thin SiO<sub>2</sub> Films on Si(100)," *J. Appl. Phys.*, vol. 61, no. 9, pp. 4584-4588, May 1987.
171. C.M. Osburn and D.W. Ormond, "Dielectric Breakdown in Silicon Dioxide Films on Silicon," *J. Electrochem. Soc.*, vol. 119, no. 5, pp. 591-603, May 1972.
172. C.M. Osburn and E.J. Weitzman, "Electrical Conduction and Dielectric Breakdown in Silicon Dioxide Films on Silicon," *J. Electrochem. Soc.*, vol. 119, no. 5, pp. 603-609, May 1972.
173. S.M. Hu, "Some Considerations in the Formulation of IC Yield Statistics," *Solid-State Electronics*, vol. 22, pp. 205-211, 1979.
174. C.H. Stapper, "Comments on "Some Considerations in the Formulation of IC Yield Statistics"," *Solid-State Electronics*, vol. 24, pp. 127-132, 1981.
175. R.S. Hemmert, "Poisson Process and Integrated Circuit Yield Prediction," *Solid-State Electronics*, vol. 24, pp. 511-515, 1981.

176. G. Ghidini and F.W. Smith, "Interaction of H<sub>2</sub>O with Si(111) and (100)," *J. Electrochem. Soc.*, vol. 131, no. 12, pp. 2924-2928, December 1984.
177. F.W. Smith and G. Ghidini, "Reaction of Oxygen with Si(111) and (100): Critical Conditions for the Growth of SiO<sub>2</sub>," *J. Electrochem. Soc.*, vol. 129, no. 6, pp. 1300-1306, June 1982.
178. K. Hofmann and S.I. Raider, "Acceleration Factors for the Decomposition of Thermally Grown SiO<sub>2</sub> Films," *J. Electrochem. Soc.*, vol. 134, no. 1, pp. 240-244, January 1987.
179. K. Honda *et al.*, "Catastrophic Breakdown in Silicon Oxides: The Effect of Fe Impurities at the SiO<sub>2</sub>-Si Interface," *J. Appl. Phys.*, vol. 62, no. 5, pp. 1960-1963, 1 September 1987.
180. A.D. Lopez, "Fast Etching Imperfections in Silicon Dioxide Films," *J. Electrochem. Soc.*, vol. 113, no. 1, pp. 89-90, January 1966.
181. M. Tabe, "Etching of SiO<sub>2</sub> Films by Si in Ultra-High Vacuum," *Jap. J. Appl. Phys.*, vol. 21, no. 3, pp. 534-538, March 1982.
182. B.S. Meyerson, E. Ganin, D.A. Smith, and T.N. Nguyen, "Low Temperature Silicon Epitaxy by Hot Wall Ultrahigh Vacuum/Low Pressure Chemical Vapor Deposition Techniques: Surface Optimization," *J. Electrochem. Soc.*, vol. 133, pp. 1232-1235, 1986.
183. B.S. Meyerson, "Low-Temperature Silicon Epitaxy by Ultrahigh Vacuum Chemical Vapor Deposition," *Appl. Phys. Lett.*, vol. 48, pp. 797-799, 1986.
184. T.J. Donahue and R. Reif, "Silicon Epitaxy at 650-800 ° C Using Low-Pressure Chemical Vapor Deposition both with and without plasma enhancement," *J. Appl. Phys.*, vol. 57, pp. 2757-2765, 1985.
185. L. Vescan, H. Beneking, and O. Meyer, "Submicron Highly Doped Si Layers Grown by LPVPE," *J. Crystal Growth*, vol. 76, pp. 63-68, 1986.
186. C.I. Drowley and J.E. Turner, "Characteristics of Low-Temperature Silicon Epitaxial Films," *Proc. 10th International CVD Conference*, pp. 243-252, Electrochem. Soc., Honolulu, Hawaii, October 1987.
187. H.J. Rijks, J. Bloem, and L.J. Giling, "The Effect of Trace Amounts of Oxygen on the HCl Etching of Silicon," *J. Crystal Growth*, vol. 47, pp. 397-404, 1979.

188. Y.S. Touloukian, P.W. Powell, C.Y. Ho, and P.G. Klemens, in *Thermophysical Properties of Matter*, vol. 1, IFI/Plenum, New York, 1970.
189. K.E. Bean, "Chemical Vapor Deposition Applications in Microelectronics Processing," *Thin Solid Films*, vol. 83, pp. 174-186, 1981.
190. C.I. Drowley, "Growth Rate Uniformity During Selective Epitaxy of Silicon," *Proc. 10th International CVD Conference*, pp. 418-427, Electrochem. Soc., Honolulu, Hawaii, October 1987.
191. W.A.P. Claassen and J. Bloem, "Rate-Determining Reactions and Surface Species in CVD of Silicon III. The  $\text{SiH}_4\text{-H}_2\text{-N}_2$  System," *J. Crystal Growth*, vol. 51, pp. 443-452, 1981.
192. K. E. Bean , "Anisotropic Etching of Silicon ," *IEEE Trans. Electron Dev.*, vol. ED-25 , no. 10 , pp. 1185-1193, October 1978 .
193. R. M. Finne and D. L. Klein , "A Water-Amine-Complexing Agent System for Etching Silicon ," *J. Electrochem. Soc.* , vol. 114 , no. 9 , pp. 965-970, September 1967.
194. R. H. Wilson and P. A. Piacente, "Effect of Circuit Structure on Planarization Resist Thickness," *J. Electrochem. Soc.*, vol. 133, no. 5, pp. 981-984, May 1986.
195. L. K. White, "Approximating Spun-On, Thin Film Planarization Properties on Complex Topography," *J. Electrochem. Soc.*, vol. 132, no. 1, pp. 168-172, January 1985.
196. A. Schiltz and M. Pons, "Two-Layer Planarization Process," *J. Electrochem. Soc.*, vol. 133, no. 1, pp. 178-181, January 1986.
197. A.C. Adams and C.D. Capio, "Planarization of Phosphorus-Doped Silicon Dioxide," *J. Electrochem. Society*, vol. 128, no. 2, pp. 423-429, February 1981.
198. L. E. Stillwagon, "Planarization of Substrate Topography by Spin-Coated Films: A Review," *Solid State Technology*, pp. 67-71, June 1987.
199. T. R. Pampalone, J. J. DiPiazza, and D. P. Kanen, "Novolac Resin Planarization Layers for Multilayer Resist Imaging System," *J. Electrochem. Soc.*, vol. 133, no. 11, pp. 2394-2398, November 1986.
200. A. N. Saxena and D. Pramanik, "Planarization Techniques for Multilevel Metallization," *Solid State Technology*, pp. 95-100, October 1986.

201. A. Schiltz, P. Abraham, and E. Dechenaux, "Improvement of Photoresist Planarization Properties by Thermal Cure," *J. Electrochem. Soc.*, vol. 134, no. 1, pp. 190-194, January 1987.
202. S. Vedala, *MSEE Thesis*, Purdue University, West-Lafayette, IN, December 1988.
203. C. J. Mogab *et al.*, "Plasma Etching of Si and SiO<sub>2</sub> - The Effect of Oxygen Additions to CF<sub>4</sub> Plasmas," *J. Appl. Phys.*, vol. 49, no. 7, pp. 3796-3803, July 1978.
204. T. Kubota, T. Ishijima, M. Sakao, K. Terada, T. Hamaguchi, and H. Kitajima, "A New Soft-Error Immune DRAM Cell With a Transistor on a Lateral Epitaxial Silicon Layer (TOLE CELL)," *IEDM Technical Digest*, pp. 344-347, Washington, D.C., December 1987.
205. B.R. Bennet, J.P. Lorenzo, K. Vaccaro, and A. Davis, "Low Temperature Pyrolytic Deposition of High Quality SiO<sub>2</sub>," *J. Electrochem. Soc.*, vol. 134, no. 10, pp. 2517-2521, October 1987.
206. G. DeClerck, "Characterization of Surface States at the Si-SiO<sub>2</sub> Interface," in *Nondestructive Evaluation of Semiconductor Materials and Devices*, ed. J.N. Zemel, pp. 105-148, Plenum Press, New York, 1979.
207. J.A. Cooper, Jr., "A Unified Treatment of the Conductance, Capacitance, and Noise Due to Surface States at the SiO<sub>2</sub>-Si Interface," *Doctoral Thesis, Purdue University*, West-Lafayette, IN, 1973.
208. J.A. Cooper, Jr. and R.J. Schwartz, "Electrical Characteristics of the SiO<sub>2</sub>-Si Interface near Midgap and in Weak Inversion," *Solid State Electronics*, vol. 17, p. 641, 1974.
209. R.F. Pierret, "Field Effect Devices," in *Modular Series on Solid State Devices, Vol. IV*, ed. R.F. Pierret and G.W. Neudeck, Addison Wesley, Reading, Mass., 1983.
210. E.H. Nicollian and J.R. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*, Wiley Interscience, New York, 1982.
211. L.M. Terman, "An Investigation of Surface States at a Silicon/Silicon Oxide Interface Employing Metal-Oxide-Silicon Diodes," *Solid-State Electronics*, vol. 5, pp. 285-299, 1962.
212. C.N. Berglund, "Surface States at Steam-Grown Silicon-Silicon Dioxide Interfaces," *IEEE Trans. Electron Dev.*, vol. ED-13, no. 10, pp. 701-705, October 1966.

213. E.H. Nicollian, A. Goetzberger, and A.D. Lopez, "Expedient Method of Obtaining Interface State Properties from MIS Conductance Measurements," *Solid State Electronics*, vol. 12, p. 937, 1969.
214. M. Kuhn, "A Quasi-Static Technique for MOS C-V and Surface State Measurements," *Solid State Electronics*, vol. 13, p. 873, 1970.
215. R. Castagne and A. Vapaille, "Description of the SiO<sub>2</sub>-Si Interface Properties by Means of Very Low Frequency MOS Capacitance Measurements," *Surface Science*, vol. 28, p. 157, 1971.
216. J.A. Shields, *Ph.D. Thesis*, Purdue University, West-Lafayette, IN, August 1988.
217. T.J. Mego, "Improved Quasistatic CV Measurement Method for MOS," *Solid State Technology*, vol. 29, no. 11, pp. 19-21, 1986.
218. E.H. Nicollian and A. Goetzberger, "Lateral AC Current Flow Model for Metal-Insulator-Semiconductor Capacitors," *IEEE Transactions on Electron Devices*, pp. 108-117, March 1965.
219. G. Harbeke, L. Krausbauer, E.F. Steigmeier, A.E. Widmer, H.F. Kappert, and G. Neugebauer, "High Quality Polysilicon by Amorphous Low Pressure Chemical Vapor Deposition," *Appl. Phys. Lett.*, vol. 42, no. 3, pp. 249-251, February 1983.
220. H.E. Maes and G.L. Heyns, "Influence of a High-Temperature Hydrogen Anneal on the Memory Characteristics of P-Channel MNOS Transistors," *J. Appl. Phys.*, vol. 51, no. 5, pp. 2706-2713, May 1980.
221. F. Balestra, S. Cristoloveanu, M. Benachir, J. Brini, and T. Elewa, "Double-Gate Silicon-on-Insulator Transistor with Volume Inversion: A New Device with Greatly Enhanced Performance," *IEEE Electron Dev. Lett.*, vol. EDL-8, no. 9, pp. 410-412, September 1987.
222. T. Sekigawa and Y. Hayashi, "Calculated Threshold-Voltage Characteristics of an XMOS Transistor Having an Additional Bottom Gate," *Solid-State Electronics*, vol. 27, no. 8/9, pp. 827-828, 1984.
223. A. Vladimirescu and S. Liu, "The Simulation of MOS Integrated Circuits Using SPICE2," *Electronics Research Laboratory Memo*, no. ERL M80/7, University of California, Berkely, October 1980.

224. S. Suyama, A. Okamoto, and T. Serikawa, "Electrical Conduction and Dielectric Breakdown in Sputter-Deposited Silicon Dioxide Films on Polysilicon," *J. Electrochem. Soc.*, vol. 135, no. 12, pp. 3104-3106, December 1988.
225. G.W. Neudeck. "A New Epitaxial Lateral Overgrowth Silicon Bipolar Transistor," *IEEE Electron Device Letters*, vol. EDL-8, no. 10, pp. 492-495, October 1987
226. S.T.Liu, G.W. Neudeck, and J.D. Plummer, "Three Dimensional CMOS Localized Overgrowth Integrated Circuits," *Office of Naval Research Progress Report*, 15 August 1988
227. J.P. Denton, "Polysilicon Oxides and NMOS Process Development for Three-Dimensional CMOS," *Masters Thesis*, Purdue University, December 1986

## APPENDICES

## APPENDIX A

## 3D CMOS Run Sheet for OG Cap. Evaluation.

Date/time

1. Obtain an n-type substrate.

3" diameter  
 resistivity: 50-100  $\Omega$ -cm  
 orientation: (100)

2. Mark wafer on backside

3. Ultraclean wafer

5 min. TCA in US cleaner  
 5 min. acetone in US cleaner  
 2 min. methanol rinse  
 1 min. rinse under flowing DI  
 Blow-dry wafer with dry nitrogen  
 Mix 5 parts  $H_2SO_4$  with 2 parts  $H_2O_2$  and leave wafers in this solution  
 for at least 5 minutes  
 5 min. rinse under flowing DI. THIS IS VERY IMPORTANT. NO SHORTCUTS  
 HERE as it will have disastrous effects later on

4. Implant threshold adjust

Species: Arsenic  
 Energy: 25 keV  
 Dose:  $10^{15} \text{ cm}^{-2}$

5. Ultraclean wafer

6. Field Oxide (4000 - 4400 Å)

push: 3'  $N_2$  @ 1100°C  
 purge: 5'  $N_2$  @ 1100°C  
 drive-in: 35'  $H_2$  burn @ 1100°C Tube #4  
 purge: 5'  $N_2$  @ 1100°C  
 pull: 3'  $N_2$  @ 1100°C

7. Ultraclean or direct transfer to LPCVD

If wafer is directly transferred from oxidation furnace  
 to LPCVD tube without having it stored somewhere for more  
 than about one hour no ultraclean is necessary.

8. LPCVD polysilicon (3000 Å)

Temperature: 580°C  
 $SiH_4$  flow rate: 50 sccm  
 Time: 60'

9. Ultraclean wafer



10. Place wafer in hardbake oven.  
 Temperature: 120°C  
 Time: 10'
11. Apply adhesion promoter HMDS  
 Subject wafers to HMDS-vacuum for 5 min.
12. Apply AZ-4110 positive photoresist  
 30" @ 5000 rpm  
 Blow wafer off with dry nitrogen prior to applying resist.
13. Place wafer in prebake oven.  
 Temperature: 90°C  
 Time: 30'  
 Use the big BLUE-M oven. DO NOT USE THE SMALL  
 PREBAKE OVEN ON THE SPINNER BENCH.
14. Expose mask #2 (poly gate).  
 setting on Cobilt: approx. 20  
 This has to be adjusted such that development  
 time is between 60 and 90".  
 Clean mask before using it in ACE/METH/DI.  
 Align wafer flat such that it is 45° off of the mask edge  
 that faces you.
15. Develop AZ-4110 positive photoresist.  
 Developer AZ400K : H<sub>2</sub>O 1:4, 60-90"  
 Try to obtain sharp corners and no ragged edges. This  
 usually indicates optimized exposure and development times.  
 Don't think it's o.k.! Overexposure and overdeveloping by just  
 0.5 μm leads to 50% linewidth loss for the most critical devices!
16. Inspect under microscope
17. Place wafer in hardbake oven.  
 Temperature: 120°C  
 Time: 20'
18. Plasma-etch polysilicon  
 Use Technics system  
 CF<sub>4</sub> mass flow: 30 on rotameter  
 O<sub>2</sub> mass flow: 4 on rotameter  
 Temperature: 40°C  
 Pressure: 350 mTorr  
 Power: 150 W  
 Time: 1-4', depending on loading  
 This step is no fun. It is very easy to overetch the 2 μm polygates.  
 Stop the etch often and inspect ALL wafers. Change position of wafers  
 before continuing. The Technics system is not very consistent. Don't assume  
 because it took 3 min. last time it's going to take 3 min. this time! Eventually  
 try wet etching (see thesis of John Denton) or a dedicated polyetcher which will  
 hopefully become available soon.

19. Inspect. \_\_\_\_\_
20. Remove photoresist in solvent (ACE) \_\_\_\_\_
21. Ultraclean wafer. \_\_\_\_\_
22. Polysilicon implant \_\_\_\_\_  
 Species: Phosphorus  
 Energy: 125 keV  
 Dose:  $10^{16} \text{ cm}^{-2}$
23. Ultraclean wafer \_\_\_\_\_
24. Polysilicon oxidation (900 Å) \_\_\_\_\_  
 push: 3' N<sub>2</sub> @ 1100°C  
 purge: 5' N<sub>2</sub> @ 1100°C  
 drive-in: 35' O<sub>2</sub> @ 1100°C Tube #5  
 purge: 5' N<sub>2</sub> @ 1100°C  
 pull: 3' N<sub>2</sub> @ 1100°C
25. Ultraclean wafer \_\_\_\_\_
26. Place wafer in hardbake oven. \_\_\_\_\_  
 Temperature: 120°C  
 Time: 10'
27. Apply adhesion promoter HMDS \_\_\_\_\_
28. Apply AZ-4110 positive photoresist \_\_\_\_\_  
 30" @ 5000 rpm
29. Place wafer in prebake oven. \_\_\_\_\_  
 Temperature: 90°C  
 Time: 30'
30. Expose mask #3 (seed windows). \_\_\_\_\_  
 setting on Cobilt: approx. 20  
 This has to be adjusted such that development time is between 60 and 90".  
 This alignment is critical. Misalignment needs to be less than about 0.5µm. Good  
 luck! The seeds are aligned to the polygates. Use the alignment markers for  
 alignment. Set MASK SEPARATION to max. value. Align the center die visually  
 first. Then align the die borders. Thereafter align the text CAPTEST SEED to the  
 text CAPTEST POLY. Now the chances are minimized that you will align to the  
 wrong alignment markers. Reduce MASK SEPARATION more and more as the  
 alignment zeros in. If the THETA turn knob runs out of range, bring the wafer into  
 contact with the mask and then turn the knob back a few turns. Thereafter separate  
 mask and wafer again. It will be difficult at best to align both left and right field  
 perfectly. Concentrate on just one field. Shut off vibration causing equipment such  
 as the big airconditioners.

31. Develop AZ-4110 positive photoresist. \_\_\_\_\_

Developer AZ400K : H<sub>2</sub>O 1:4, 60-90"

There is no margin for overdeveloping! Zero! If you do not see a little space between the polysilicon and the seed hole edges, or if you see a lot of notches in the seed hole lithography, DO IT OVER. Otherwise, the next week of work will be a waste of time. Reflective notching sometimes occurs when either prebake temperature was too low or exposure was too long. Try to reduce exposure time and lengthen development time.

32. Inspect under microscope \_\_\_\_\_

33. Place wafer in hardbake oven. \_\_\_\_\_

Temperature: 120°C

Time: 20'

34. Etch oxide in BHF \_\_\_\_\_

Estimated etch time: 4.5 min .

Record etch time: \_\_\_\_\_ min.

No margin for overetching!

35. Inspect under microscope \_\_\_\_\_

36. Remove resist in solvents \_\_\_\_\_

37. Ultraclean wafer \_\_\_\_\_

38. Do selective epitaxy \_\_\_\_\_

Temperature: 900°C

Time: 55'

HCl mass flow: 0.59 slm

DCS mass flow: 0.22 slm

H<sub>2</sub> mass flow: 60 slm

Wafers placed on susceptor outside.

There may be some nucleation. These values may require some adjustment.

39. Ultraclean wafer \_\_\_\_\_

40. Blanket implant \_\_\_\_\_

Species: Phosphorus

Energy: 35 keV

Dose: 5\*10<sup>15</sup> cm<sup>-2</sup>

41. Ultraclean wafer \_\_\_\_\_

## 42. Protective oxide (1000 Å)

push: 3' N<sub>2</sub> @ 920°C  
 purge: 5' N<sub>2</sub> @ 920°C  
 anneal: 20' H<sub>2</sub> burn @ 920°C Tube #4  
 purge: 5' N<sub>2</sub> @ 920°C  
 pull: 3' N<sub>2</sub> @ 920°C

Here the slow push and pull are critical to reduce stressing of the composite structure.

## 43. Ultraclean wafer

## 44. Place wafer in hardbake oven.

Temperature: 120°C  
 Time: 10'

## 45. Apply adhesion promoter HMDS

46. Apply AZ-4110 positive photoresist  
30" @ 5000 rpm

## 47. Place wafer in prebake oven.

Temperature: 90°C  
 Time: 30'

## 48. Expose mask #5 (contacts).

setting on Cobilt: approx. 20  
 This has to be adjusted such that development time is between 60 and 90".

Alignment is to polysilicon. Can align to features.  
 Misalignment allowed is 1.5 μm.

## 49. Develop AZ-4110 positive photoresist.

Developer AZ400K : H<sub>2</sub>O 1:4, 60-90"

## 50. Inspect under microscope

## 51. Place wafer in hardbake oven.

Temperature: 120°C  
 Time: 20'

## 52. Etch thermal oxide in BHF.

Estimated etch time: 2 min.  
 Recorded etch time: \_\_\_\_\_ min.

## 53. Remove resist.

The wafer could now be tested on the micro-manipulator probestation.

## 54. Ultraclean.

56. H<sub>2</sub> anneal (optional)

Time: 10'  
Temperature: 1000°C

Carried out in epitaxy reactor. This step didn't do too much in past experiments and may be omitted.

57. Ultraclean wafer

58. Place wafer in hardbake oven.

Temperature: 120°C  
Time: 10'

59. Apply adhesion promoter HMDS

60. Apply AZ-4110 positive photoresist  
30" @ 4000 rpm

61. Place wafer in prebake oven.

Temperature: 80°C  
Time: 15'

Notice different temperature and time for lift-off!

62. Expose mask #6 (metal definition).

setting on Cobilt: approx. 20

This has to be adjusted such that development time is between 60 and 90".

63. Develop AZ-4110 positive photoresist.

Developer AZ400K : H<sub>2</sub>O 1:4, 60-90"

64. Inspect under microscope

65. Aluminum deposition.

Sputter to 5000Å thickness (20 min).

66. Inspect.

67. Metal lift off

20' in acetone, short ultrasonic pulses. Needs time.

68. Inspect.

69. Metal anneal

anneal: 15' N<sub>2</sub> @ 450°C Tube #8

70. Electrical testing.

## APPENDIX B

## 3D CMOS Run Sheet for PMOS Transistor Fabrication

	Date/time
1. Obtain an n-type substrate. 3" diameter resistivity: 50-100 $\Omega$ -cm orientation: (100)	_____
2. Mark wafer on backside	_____
3. Ultraclean wafer 5 min. TCA in US cleaner 5 min. acetone in US cleaner 2 min. methanol rinse 1 min. rinse under flowing DI Blow-dry wafer with dry nitrogen Mix 5 parts H <sub>2</sub> SO <sub>4</sub> with 2 parts H <sub>2</sub> O <sub>2</sub> and leave wafers in this solution for at least 5 minutes 5 min. rinse under flowing DI. THIS IS VERY IMPORTANT. NO SHORTCUTS HERE as it will have disastrous effects later on	_____
4. Implant threshold adjust Species: Arsenic Energy: 25 keV Dose: 10 <sup>15</sup> cm <sup>-2</sup>	_____
5. Ultraclean wafer	_____
6. Field Oxide (4000 - 4400 Å) push: 3' N <sub>2</sub> @ 1100°C purge: 5' N <sub>2</sub> @ 1100°C drive-in: 35' H <sub>2</sub> burn @ 1100°C Tube #4 purge: 5' N <sub>2</sub> @ 1100°C pull: 3' N <sub>2</sub> @ 1100°C	_____
7. Ultraclean or direct transfer to LPCVD	_____
8. LPCVD polysilicon (3000 Å) Temperature: 580°C SiH <sub>4</sub> flow rate: 50 sccm Time: 60'	_____
9. Ultraclean wafer	_____
10. Place wafer in hardbake oven. Temperature: 120°C Time: 10'	_____

11. Apply adhesion promoter HMDS \_\_\_\_\_
12. Apply AZ-4110 positive photoresist  
30" @ 5000 rpm \_\_\_\_\_
13. Place wafer in prebake oven.  
Temperature: 90°C  
Time: 30'  
Use the big BLUE-M oven. DO NOT USE THE SMALL  
PREBAKE OVEN ON THE SPINNER BENCH. \_\_\_\_\_
14. Expose mask #2 (poly gate).  
setting on Cobilt: approx. 20  
This has to be adjusted such that development  
time is between 60 and 90".  
Clean mask before using it in ACE/METH/DI.  
Align wafer flat such that it is 45° off of the mask edge  
that faces you. \_\_\_\_\_
15. Develop AZ-4110 positive photoresist.  
Developer AZ400K : H<sub>2</sub>O 1:4, 60-90" \_\_\_\_\_
16. Inspect under microscope \_\_\_\_\_
17. Place wafer in hardbake oven.  
Temperature: 120°C  
Time: 20' \_\_\_\_\_
18. Plasma-etch polysilicon  
Use Technics system  
CF<sub>4</sub> mass flow: 30 on rotameter  
O<sub>2</sub> mass flow: 4 on rotameter  
Temperature: 40°C  
Pressure: 350 mTorr  
Power: 150 W  
Time: 1-4', depending on loading  
This step is no fun. It is very easy to overetch the 2 μm polygates.  
Stop the etch often and inspect ALL wafers. Change position of wafers  
before continuing. The Technics system is not very consistent. Don't assume  
because it took 3 min. last time it's going to take 3 min. this time! Eventually  
try wet etching (see thesis of John Denton) or a dedicated polyetcher which will  
hopefully become available soon. \_\_\_\_\_
19. Inspect. \_\_\_\_\_
20. Remove photoresist in solvent \_\_\_\_\_
21. Ultraclean wafer. \_\_\_\_\_

## 22. Polysilicon implant

Species: Phosphorus  
 Energy: 125 keV  
 Dose:  $10^{16} \text{ cm}^{-2}$

---

## 23. Ultraclean wafer

## 24. Polysilicon oxidation (900 Å)

push: 3' N<sub>2</sub> @ 1100°C  
 purge: 5' N<sub>2</sub> @ 1100°C  
 drive-in: 35' O<sub>2</sub> @ 1100°C Tube #5  
 purge: 5' N<sub>2</sub> @ 1100°C  
 pull: 3' N<sub>2</sub> @ 1100°C

---

## 25. Ultraclean wafer

## 26. Place wafer in hardbake oven.

Temperature: 120°C  
 Time: 10'

---

## 27. Apply adhesion promoter HMDS

28. Apply AZ-4110 positive photoresist  
30" @ 5000 rpm

## 29. Place wafer in prebake oven.

Temperature: 90°C  
 Time: 30'

---

## 30. Expose mask #3 (seed windows).

setting on Cobilt: approx. 20  
 This has to be adjusted such that development  
 time is between 60 and 90".

This alignment is critical. Misalignment needs to be less than about 0.5µm. Good luck! The seeds are aligned to the polygates. Use the alignment markers for alignment. Set MASK SEPARATION to max. value. Align the center die visually first. Then align the die borders. Thereafter align the text CAPTEST SEED to the text CAPTEST POLY. Now the chances are minimized that you will align to the wrong alignment markers. Reduce MASK SEPARATION more and more as the alignment zeros in. If the THETA turn knob runs out of range, bring the wafer into contact with the mask and then turn the knob back a few turns. Thereafter separate mask and wafer again. It will be difficult at best to align both left and right field perfectly. Concentrate on just one field. Shut off vibration causing equipment such as the big airconditioners.

---

## 31. Develop AZ-4110 positive photoresist.

Developer AZ400K : H<sub>2</sub>O 1:4, 60-90"  
 There is no margin for overdeveloping!

---

## 32. Inspect under microscope

---



33. Place wafer in hardbake oven. \_\_\_\_\_  
 Temperature: 120°C  
 Time: 20'
34. Etch oxide in BHF \_\_\_\_\_  
 Estimated etch time: 4.5 min.  
 Record etch time: \_\_\_\_\_ min.  
 No margin for overetching!
35. Inspect under microscope \_\_\_\_\_
36. Remove resist in solvents \_\_\_\_\_
37. Ultraclean wafer \_\_\_\_\_
38. Do selective epitaxy \_\_\_\_\_  
 Temperature: 900°C  
 Time: 70'  
 HCl mass flow: 0.6 slm  
 DCS mass flow: 0.22 slm  
 H<sub>2</sub> mass flow: 60 slm  
 Wafers placed on susceptor outside.  
 The flow rates may have to be adjusted. Should get at least 9 μm of growth.
39. Ultraclean wafer \_\_\_\_\_
40. Plasma-nitride deposition as polishing stop \_\_\_\_\_  
 Use Technics system  
 SiH<sub>4</sub> mass flow: 19.5 sccm  
 NH<sub>3</sub> mass flow: 43.6 sccm  
 Temperature: 300°C  
 Pressure: 400 mTorr  
 Power: 50 W  
 Time: 20' for 5000Å
41. Chemo-mechanical polishing (Harris Semiconductor) \_\_\_\_\_
42. Strip residual nitride in hot boiling phosphoric acid. \_\_\_\_\_  
 Temperature: 190°C  
 Time: 15 min.  
 This is a dangerous procedure. Don't inhale the steam!
43. Rinse in DI for 5 minutes \_\_\_\_\_
44. Blow dry with dry nitrogen \_\_\_\_\_
45. Ultraclean \_\_\_\_\_

## 46. Backsurface threshold implant

Species: Phosphorus  
Energy: 25 keV  
Dose:  $5 \times 10^{13} \text{ cm}^{-2}$

---

## 47. Plasma-oxide deposition

Use Technics system  
SiH<sub>4</sub> mass flow: 10 sccm  
NO<sub>2</sub> mass flow: 30 sccm  
Temperature: 300°C  
Pressure: 350 mTorr  
Power: 50 W  
Time: 10' for 2500Å

---

## 48. Ultraclean wafer

## 49. Place wafer in hardbake oven.

Temperature: 120°C  
Time: 10'

---

## 50. Apply adhesion promoter HMDS

51. Apply AZ-4110 positive photoresist  
30" @ 5000 rpm

## 52. Place wafer in prebake oven.

Temperature: 90°C  
Time: 30'

---

## 53. Expose mask #4 (overgrowth S/D regions).

setting on Cobilt: approx. 20  
This has to be adjusted such that development  
time is between 60 and 90".

Alignment is to polygates. Misalignment 0.8 μm max. Good luck!

---

## 54. Develop AZ-4110 positive photoresist.

Developer AZ400K : H<sub>2</sub>O 1:4, 60-90"

---

## 55. Inspect under microscope

## 56. Place wafer in hardbake oven.

Temperature: 120°C  
Time: 20'

---

## 57. Etch thermal oxide in BHF.

Estimated etch time: 3.5 min.  
Recorded etch time: \_\_\_\_\_ min.

---

## 58. PMOS deep S/D implant

Species: Boron  
Energy: 175 keV  
Dose:  $5 \times 10^{15} \text{ cm}^{-2}$

---

59. PMOS shallow S/D contact implant

Species: Boron  
 Energy: 25 keV  
 Dose:  $5 \times 10^{15} \text{ cm}^{-2}$

60. Remove resist. This is not easy. Soak in hot Nophenol for half a day.

61. Rinse in DI.

62. Subject to  $\text{H}_2\text{SO}_4\text{-H}_2\text{O}_2$  solution.

63. Rinse in DI.

64. Use LFE plasma stripper with oxygen at 400 Watts.

Place wafer with front side towards end of tunnel all the way in.  
 Etch until resist is all gone. This may take more than one hour.

65. Ultraclean wafer

66. Boron anneal and PMOS S/D drive in

push: 3'  $\text{N}_2$  @ 920°C  
 purge: 5'  $\text{N}_2$  @ 920°C  
 drive-in: 20'  $\text{H}_2$  burn @ 920°C Tube #4  
 purge: 5'  $\text{N}_2$  @ 920°C  
 pull: 3'  $\text{N}_2$  @ 920°C

67. Place wafer in hardbake oven.

Temperature: 120°C  
 Time: 10'

68. Apply adhesion promoter HMDS

69. Apply AZ-4110 positive photoresist  
 30" @ 5000 rpm

70. Place wafer in prebake oven.

Temperature: 90°C  
 Time: 30'

71. Expose mask #5 (contacts).

setting on Cobilt: approx. 20  
 This has to be adjusted such that development  
 time is between 60 and 90". Alignment is to OG S/D

72. Develop AZ-4110 positive photoresist.

Developer AZ400K :  $\text{H}_2\text{O}$  1:4, 60-90"

73. Inspect under microscope

74. Place wafer in hardbake oven.

Temperature: 120°C

Time: 20'

75. Etch thermal oxide in BHF.

Estimated etch time: 3 min.

Recorded etch time: \_\_\_\_\_ min.

76. Remove resist in solvents

The wafer could now be tested on the micro-manipulator probestation.

77. Ultraclean.

78. H<sub>2</sub> anneal (optional)

Time: 10'

Temperature: 1000°C

Carried out in epitaxy reactor

79. Ultraclean wafer

80. Place wafer in hardbake oven.

Temperature: 120°C

Time: 10'

81. Apply adhesion promoter HMDS

82. Apply AZ-4110 positive photoresist  
30" @ 4000 rpm

83. Place wafer in prebake oven.

Temperature: 80°C

Time: 15'

Note reduced time and temperature for lift-off

84. Expose mask #6 (metal definition).

setting on Cobilt: approx. 20

This has to be adjusted such that development time is between 60 and 90".

85. Develop AZ-4110 positive photoresist.

Developer AZ400K : H<sub>2</sub>O 1:4, 60-90"

86. Inspect under microscope

87. Aluminum deposition.

Sputter to 5000Å thickness (20 min).

88. Inspect.

- 89. Metal lift off \_\_\_\_\_  
    20' in acetone, short ultrasonic pulses
- 90. Inspect. \_\_\_\_\_
- 91. Metal anneal \_\_\_\_\_  
    anneal:           15' N<sub>2</sub> @ 450°C Tube #8
- 92. Electrical testing. \_\_\_\_\_

192 APPENDIX C

Run	HCl	DCS	HCl/DCS	Xhcl2/Xdeh2	Flow	Tox	Time	GR In	GR out	Max	Min	GR tot	Sigma out	%Sigma In	Area	Temp.	Remark	Nuc. In	Nuc. out
74	1.240	0.000			60	0.32	20	-0.308	-0.479			-0.194			1.3	950			
75	1.368	0.220	8.209	0.138	60	0.08	20	0.037	0.146	0.190	0.016	0.091	25.2	55.8	1.3	950			
75	1.368	0.220	8.209	0.138	60	0.46	20	0.006	0.123	0.160	-0.014	0.083	24.4	449.0	1.3	950			
75	1.368	0.220	8.209	0.138	60	0.17	20	0.031	0.075	0.133	-0.302	0.053	58.5	107.0	1.3	950			
76	1.408	0.220	8.400	0.148	60	0.38	20	0.005	0.132	0.169	-0.313	0.069	22.5	345.0	1.0	950		no	no
76	1.408	0.220	8.400	0.148	60	0.46	20	-0.016	0.098	0.138	-0.336	0.040	15.4	70.1	1.0	950		no	no
76	1.408	0.220	8.400	0.148	60	0.37	20	0.008	0.057	0.101	-0.322	0.033	39.5	461.0	1.3	950		no	no
77	1.240	0.220	5.836	0.114	60	0.15	20	0.083	0.152	0.172	0.370	0.117	9.3	14.0	1.0	950		no	no
79	1.368	0.253	5.399	0.120	60	0.08	20	0.177	0.274	0.312	0.121	0.225	10.8	26.3	1.0	950		no	no
79	1.368	0.253	5.399	0.120	60	0.48	20	0.109	0.207	0.242	0.070	0.158	11.3	38.4	1.0	950		yes	yes
79	1.368	0.253	5.399	0.120	60	0.87	20	0.103	0.232	0.304	0.069	0.177	18.4	34.4	1.0	950		yes	yes
81	1.240	0.220	5.836	0.114	60	0.08	20	0.113	0.350	0.408	0.142	0.291	12.3	23.4	1.3	950		yes	yes
81	1.240	0.220	5.836	0.114	60	0.48	20	0.47	0.270	0.311	0.102	0.208	13.0	26.9	1.3	950		yes	yes
81	1.240	0.220	5.836	0.114	60	0.37	20	0.138	0.253	0.293	0.112	0.194	13.3	19.7	1.3	950		yes	yes
82	1.368	0.235	5.813	0.129	60	0.08	15.3	0.137	0.290	0.325	0.093	0.209	12.3	30.9	1.0	950		yes	yes
82	1.368	0.235	5.813	0.129	60	0.46	15.3	0.352	0.189	0.223	0.332	0.129	12.3	53.8	1.0	950		yes	yes
82	1.368	0.235	5.813	0.129	60	0.87	15.3	0.335	0.161	0.194	0.311	0.098	14.4	40.1	1.0	950		yes	yes
84	1.240	0.220	5.836	0.114	60	0.08	4	0.190	0.268	0.310	0.185	0.229	12.8	11.9	1.0	950		yes	yes
84	1.240	0.220	5.836	0.114	60	0.46	4	0.118	0.194	0.249	0.318	0.158	22.4	13.8	1.0	950		no	yes
84	1.240	0.220	5.836	0.114	60	0.37	4	0.105	0.136	0.146	0.363	0.120	18.8	22.4	1.0	950		no	yes
89	1.240	0.220	5.836	0.114	60	0.08	2	0.207	0.230	0.308	0.100	0.218	17.0	29.7	1.0	950		no	yes
89	1.240	0.220	5.836	0.114	60	0.46	2	0.192	0.177	0.255	0.333	0.179	24.4	20.7	1.0	950		no	no
89	1.240	0.220	5.836	0.114	60	0.87	2	0.192	0.165	0.235	0.150	0.178	20.9	14.8	1.0	950		no	no
90	1.300	0.400	4.500	0.130	60	0.08	20	0.107	0.219	0.268	0.073	0.163	17.3	38.0	1.0	950		no	yes
90	1.300	0.400	4.500	0.130	60	1.11	20	0.000		0.238	0.073	0.000		0.0	1.0	950	<111> water	no	yes
91	1.780	0.200	3.900	0.130	120	0.08	20	-0.098	-0.060	-0.011	-0.012	-0.078	47.4	31.9	1.0	950		no	yes
91	1.780	0.200	3.900	0.130	120	0.46	20	-0.121	-0.090	-0.318	-0.149	-0.106	41.5	27.9	1.0	950		no	yes
91	1.780	0.200	3.900	0.130	120	0.37	20	-0.121	-0.089	-0.333	-0.152	-0.105	32.5	30.4	1.0	950		no	no
91	1.780	0.200	3.900	0.130	120	1.11	20	-0.347		-0.307	-0.363	-0.047		34.9	1.0	950	<111> water	yes	yes
92	1.300	0.400	4.500	0.068	120	0.08	20	0.287	0.378	0.359	0.229	0.333	16.9	16.5	1.3	950		yes	yes
92	1.300	0.400	4.500	0.068	120	1.11	20	0.197		0.216	0.184	0.197		7.9	1.0	950	<111> water	yes	yes
95	1.240	0.220	5.836	0.114	60	0.08	20	0.016	0.031	0.082	-0.001	0.024	59.3	115.3	1.0	920		yes	yes
96	1.860	0.330	5.836	0.114	90	0.08	20	0.102	0.247	0.308	0.067	0.175	18.1	32.7	1.0	950		yes	yes
104	1.240	0.220	5.836	0.114	60	0.08	20	0.032	0.118	0.150	0.005	0.075	23.5	87.5	1.0	920		no	no
107	1.368	0.253	5.399	0.120	60	0.08	19	0.230	0.348	0.419	0.162	0.299	17.7	22.2	1.0	950		yes	yes
107	1.368	0.253	5.399	0.120	60	0.37	19	0.237	0.359	0.434	0.167	0.298	17.3	21.9	1.0	950	inv. pattern	yes	yes
109	1.240	0.220	5.836	0.114	60	0.08	2	0.175	0.357	0.451	0.097	0.268	20.4	31.7	1.0	950		no	no
109	1.240	0.220	5.836	0.114	60	0.46	2	0.084	0.193	0.360	0.034	0.139	15.8	44.0	1.3	950		no	no
109	1.240	0.220	5.836	0.114	60	0.37	2	0.642	0.193	0.233	0.029	0.128	14.2	58.4	1.0	950		no	no
117	0.000	0.220	0.000	0.000	60	0	13.9	0.184	0.194	0.233	0.029	0.189	3.9	1.5	2.0	950	bulk esp		
118	0.000	0.220	0.000	0.000	60	0	13	0.218	0.200	0.419	0.162	0.209	4.0	0.7	2.0	1000	bulk esp		
119	1.500	0.000	999.000	999.000	60	0.08	0.5	0.000	0.000	0.000	0.000	0.000	0.0	0.0	1.0	950	stm area		
120	1.408	0.220	6.400	0.146	60	0.08	20	0.482	0.555	0.807	0.540	0.519	10.9	10.8	1.0	1000			
120	1.408	0.220	6.400	0.146	60	1.11	20	0.392	0.426	0.470	0.243	0.409	9.8	16.8	1.0	1000	<111> water		
120	1.408	0.220	6.400	0.146	60	0	20	0.107	0.108			0.108	4.6	1.9	1.0	1000	bulk water		
121	1.144	0.220	5.200	0.097	60	0.08	20	0.210	0.324	0.389	0.149	0.267	12.7	17.1	2.0	950			
121	1.144	0.220	5.200	0.097	60	0.08	20	0.252	0.343	0.385	0.174	0.298	10.8	17.5	2.0	950	backor		
126	0.900	0.110	8.182	0.121	60	0.08	20	0.191				0.096		17.9	1	950			
126	0.900	0.110	8.182	0.121	60	0.08	20	0.198				0.099		18.7	1	950			
128	0.900	0.110	8.182	0.121	60	1.11	20		0.192			0.096	14.8		1	950	<111> water		
128	0.900	0.110	8.182	0.121	60	0.00	20	0.060	0.064	0.066	0.058	0.062	2.2	3.3	1	950	bulk esp		
127	1.240	0.220	5.836	0.114	60	0.08	2	0.105	0.330	0.365	0.056	0.218	16	49.5	1	950			
127	1.240	0.220	5.836	0.114	60	0.46	2	0.143	0.211	0.247	0.105	0.177	11.9	29.6	1	950			
127	1.240	0.220	5.836	0.114	60	0.87	2	0.107	0.210	0.243	0.068	0.159	6.6	42.1	1	950			
128	1.240	0.220	5.836	0.114	60	0.08	4	0.241	0.332	0.360	0.186	0.297	7.8	18.3	1	950			
128	1.240	0.220	5.836	0.114	60	0.46	4	0.159	0.245	0.281	0.129	0.202	4.9	20.9	1	950			
128	1.240	0.220	5.836	0.114	60	0.87	4	0.131	0.240	0.283	0.104	0.186	7.1	28.2	1	950			
129	1.240	0.220	5.836	0.114	60	0.08	20	0.247	0.353	0.413	0.180	0.300	14.4	20.6	1	950			
129	1.240	0.220	5.836	0.114	60	0.46	20	0.162	0.248	0.289	0.146	0.205	9.3	18.5	1	950			
129	1.240	0.220	5.836	0.114	60	0.87	20	0.180	0.258	0.291	0.121	0.208	9.4	25.7	1	950			
129	1.240	0.220	5.836	0.114	60	0.30	20	0.176	0.216			0.196			1	950			
129	1.240	0.220	5.836	0.114	60	0.55	20	0.148	0.213			0.181			1	950			
129	1.240	0.220	5.836	0.114	60	0.73	20	0.171	0.221			0.196			1	950			
129	1.240	0.220	5.836	0.114	60	0.08	20		0.300			0.150			1	950	double area		
129	1.240	0.220	5.836	0.114	60	0.08	20		0.179			0.090			1	950	capactor area		
129	1.240	0.220	5.836	0.114	60	0.08	20		0.176			0.088			1	950	poly area		
129	1.240	0.220	5.836	0.114	60	0.00	20	0.088				0.044			1	950			
129	1.240	0.220	5.836	0.114	60	0.08	20	0.246				0.123			1	950	monsanto		
130	0.000	0.220	0.000	0.000	60	0.00	20	0.135	0.132			0.134	3.8	2.2	2	900	bulk esp		
138	1.180	0.220	5.364	0.103	60	0.08	20	-0.008	-0.005	0.009	-0.016	-0.037	1.55	232	1	890			
137	1.049	0.220	4.814	0.083	60	0.08	20	-0.003	0.003	0.019	-0.006	0.000	2.65	11.2	1	890			

## APPENDIX D

```
/* TSPICE input file for 3-D PMOS simulation
```

```
ugfrom=-3
ugto=1
ugstep=1
vdmx=-10
```

```
Title MOSFET ID vs VDS with gate voltage as parameter
```

```
Circuit vg
vds 4 0 v:dc=dcin
vg 1 0 v:dc=vg
ds 3 0 diode
dd 4 2 diode
rb 5 0 r: r=10e7
cg 1 0 c: c=10f
cd 2 0 c: c=10f
cs 3 0 c: c=10f
cb 5 0 c: c=10f
qpmos 3 1 2 5 pmos
```

```
Model pmos mfet2 : w=10u l=2.0u level=3 $
ad=3e-11 as=3e-11 pd=20e-6 ps=20e-6 $
pol=pmos vto=-2 kp=0.2u gamma=2 phi=0.6 rd=100 rs=100 $
cbd=9e-10 cbs=9e-10 nsub=2e16 nss=2e11 tpg=-1 ld=0.2u uo=100 $
tox=0.1e-6 cgso=4e-10 cgdo=4e-10 cj=220u mj=0.5 cjsw=500p $
mjsw=0.33 pb=0.7 xj=0.5u delta=1 eta=1 theta=0.2
```

```
model diode d : is=1.0f rs=100 cjo=10p bv=0.1 ibv=15u pb=1
Endc
```

```
Var sweep vg:ugfrom ugto ugstep type=lin
DC analysis dcin:0 vdmx vdmx/100
keep i(vds,2)=id
Enddc
Endvar
probe id
plot id
```

## VITA

Joerg Friedrich was born June 27, 1961 in Bochum, West Germany. He grew up in Ennepetal, West Germany, where he graduated from the local highschool in 1980. He then attended the Ruhr-University Bochum, West Germany, where among other things he worked on speech processing, layout verification systems, and high-speed bipolar circuit design.

In 1984 he received a scholarship from the German Academic Exchange Service to continue his studies in Electrical Engineering at Purdue University, West-Lafayette, IN. During his stay at Purdue he worked on the design of a microcomputer based HVDC simulator while also completing his diploma thesis work on CMOS adder circuit concepts. In August 1985 he graduated with the grade "very good" from the Ruhr-University Bochum with a diploma in Electrical Engineering.

During the fall of 1985 he attended the University of Florida in Gainesville, Florida, where he worked on the implementation of a power engineering circuit simulator. In January 1986 he returned to Purdue University to work towards a Ph.D. degree in Electrical Engineering. He was married to Baerbel Haberstroh in October 1988.

Mr. Friedrich has held several offices in various student groups. He is a member of the Electrochemical Society.