# Parallel Algorithms for Isolated and Connected Word Recognition 

Mark Alan Yoder<br>Purdue University<br>Leah H. Jamieson<br>Purdue University

Follow this and additional works at: https://docs.lib.purdue.edu/ecetr

[^0]
# Parallel Algorithms for Isolated and Connected Word Recognition 

Mark Alan Yoder Leah Jamieson

TR-EE 84-47
December 1984

School of Electrical Engineering
Purdue University
West Lafayette, Indiana 47907

# PARALLEL ALGORITHMS FOR ISOLATED AND CONNECTED WORD RECOGNITION 

Mark A. Yoder

Leah H. Jamieson

# School of Electrical Engineering <br> Purdue University <br> West Lafayette, Indiana 47907 

Purdue University<br>TR-EE 84-47

December 1984

This work was supported by National Science Foundation grants ECS-7909016 and ECS8120896.

## ACKNOWLEDGMENTS

The authors would like to thank Sharon Katz for the excellent job she did preparing the figures, and for the use of her equipment in assembling the final version. We also would like to thank Sarah K. Yoder for the time she spent in proof reading and correcting the next to final draft.

Thanks go also to Steven J. Holmes for the hours he spent explaining the internals of the Poker System to me, and to James T. Kuehn for his help with the SIMD machine simulations.

This work was supported by National Science Foundation grants ECS7909016 and ECS-8120896.

## TABLE OF CONTENTS

Page
LIST OF TABLES ..... viii
LIST OF FIGURES ..... xi
ABSTRACT ..... xxi

1. INTRODUCTION ..... 1
2. THE SIMD MACHINE MODEL ..... 5
2.1. Flock Algol - Introduction ..... 5
2.2. Summary of Flock Algol .....  .8
2.3. Mask Statements ..... 11
2.3.1. ENABLE and DISABLE ..... 11
2.3.2. WHERE ... ELSEWHERE ..... 11
2.4. TRANSFER and USE Statements ..... 13
2.4.1. The Cube Interconnection Function ..... 13
2.4.2. The Permutation Interconnection Function ..... 14
2.4.3. The Shift Interconnection Function ..... 14
2.5. Broadcast Statements ..... 14
2.6. An Example of a Flock Algol Algorithm ..... 15
2.7. Summary ..... 17
3. VLSI PROCESSOR ARRAY MODEL ..... 19
3.1. A Sample VLSI Processor Array Algorithm - Filtering ..... 22
3.2. Summary ..... 24
4. AN ISOLATED WORD RECOGNITION SYSTEM ..... 27
4.1: Filtering and Sampling of Input Signal ..... 29
4.2. Preemphasis Filtering ..... 29
4.3. Autocorrelation Analysis ..... 30
4.4. Linear Predictive Coding ..... 31
4.5. Endpoint Detection ..... 32
4.6. Time Warping. ..... 36
4.6.1 Linear Time Warping ..... 37
4.6.2 Dynamic Time Warping ..... 37
4.7. Summary ..... 45
5. SURVEY OF PARALLEL SPEECH PROCESSING ALGORITHMS ..... 46
5.1. Autocorrelation ..... 46
5.1.1. Autocorrelation Using M PEs - AUTO1 ..... 47
5.1.2. Autocorrelation Using Two FFTs - AUTO2 ..... 47
5.1.3. Autocorrelation Using $p+1 \mathrm{PEs}-$ AUTO3. ..... 51
5.2. Linear Prediction of Speech ..... 56
5.2.1. Parallel LPC Using the Autocorrelation Method ..... 56
5.2.2. Parallel LPC Coding Using the Covariance Method ..... 58
5.3. Digital Filtering ..... 61
5.3.1. Recursive Filtering for the VLSI Processor Array (FIL 1) ..... 63
5.3.2. SIMD Digital Recurrence Filter - Kogge (FIL2) ..... 63
5.3.3. SIMD Digital Recurrence Filter - Kuck ..... 66
5.3.4. Summary of Parallel Recursive Filtering Algorithms ..... 67
5.4. Dynamic Time Warping ..... 67
5.4.1. High Speed Array Computer - Full Array ..... 70
5.4.2. High Speech Array Computer - Reduced Arrays ..... 73
5.5. Summary ..... 79
6. NEW PARALLEL ALGORITHMS FOR SPEECH PROCESSING ..... 80
6.1. Digital Filtering ..... 80
6.1.1. VLSI Processor Array Algorithm - VLSI1 ..... 82
6.1.2. An Improved Parallel Filtering Algorithm - SIMD1 and VLSI2 ..... 84
6.1.3. An Improved SIMD Algorithm - SIMD2 ..... 86
6.1.4. SIMD Solution of General Linear Recurrence Equations ..... 81
6.1.5. Comparison of VLSI Processor Array and SIMD Algorithms ..... 93
6.1.6. Varying the Problem Size on an SMD Machine ..... 95
6.1.7. Summary of General Digital Filtering Algorithms ..... 101
6.1.8. Parallel Preemphasis Filtering ..... 102
6.2. Autocorrelation Algorithms ..... 104
6.2.1 Summary ..... 104
6.3. Linear Time Warp ..... 108
6.3.1. Method One ..... 108
6.3.2. Method Two ..... 115
6.3.3. Summary ..... 115
6.4. Dynamic Time Warping ..... 117
6.4.1 SIMD Algorithms ..... 117
6.4.2. VLSI Processor Array Algorithms ..... 121
6.4.3. Summary of Results ..... 130
6.5. Conclusions ..... 136
7. SIMD MACHINE SIMULATION ..... 137
7.1. Simulating an SIMD Machine Using Sim68 ..... 137
7.1.1. Simulating the PEs and the CU ..... 138
7.1.2. Simulating the Interconnection Network ..... 144
7.1.3. Simulating Broadcasts ..... 144
7.1.4. Data Conditional Masking ..... 145
7.1.5. The Typical Speech Recognition System ..... 146
7.1.6. Execution Times ..... 148
7.1.7. Summary ..... 149
7.2. Digital Preemphasis Filtering. ..... 150
7.2.1. Summary ..... 152
7.3. Simulation of the Autocorrelation Algorithm ..... 153
7.3.1. Affects of NetD on Execution Times ..... 155
7.3.2. Using Fewer PEs ..... 155
7.3.3. Increasing the Throughput Through Serialism ..... 158
7.3.4. Summary ..... 159
7.4. Simulation of the Linear Prediction Algorithm ..... 161
7.4.1. Summary ..... 163
7.5. Simulation of Linear Time Warping (LTW) Algorithms ..... 165
7.5.1. Method One - One Frame per PE ..... 165
7.5.2. Method Two - One Coefficient per PE ..... 166
7.5.3. Comparing LTW Methods One and Two ..... 166
7.5.4. Summary ..... 169
7.6. Simulation of Dynamic Time Warping Algorithms ..... 171
7.6.1. Rearrange ..... 172
7.6.2. Simulation of the DTW Algorithm - The Serial Parallel Method (SP) ..... 174
7.6.3. Simulation of the SIMD DTW Algorithms ..... 182
7.6.4. Summary ..... 194
7.7. SIMD Machine Based Isolated Word Recognition System ..... 196
7.7.1. Endpoint Detection ..... 196
7.7.2. Data Allocation ..... 201
7.7.3. Execution Times ..... 202
7.7.4. Buffering the Input Data ..... 204
7.7.5. Summary ..... 205
7.8. Conclusions ..... 207
7.8.1. The Processor ..... 207
7.8.2. Inter-PE Communication - Cube, Shift( $\pm 1$ ), and Broadcasts ..... 210
7.8.3. Masking - Data Conditional ..... 210
7.8.4. MC68000 Clock Rate - 8 MHz ..... 213
7.8.5. Number of PEs - 100 ..... 213
7.8.6. Changing the Word Recognition System Parameters ..... 215
7.8.7. Summary ..... 217
8. SIMULATING VLSI PROCESSOR ARRAYS ..... 219
8.1. Poker Details ..... 219
8.1.1. Software for Emulating with Poker ..... 222
8.1.2. Hardware Emulated by Poker ..... 230
8.1.3. Summary ..... 234
8.2. Simulation of Filtering Algorithms ..... 235
8.2.1. Digital Filtering Without Broadcasts ..... 235
8.2.2. Digital Filtering Using Broadcasts ..... 241
8.2.3. Summary ..... 258
8.3. Simulation of the Autocorrelation Algorithms ..... 262
8.3.1. Poker Simulation of the Autocorrelation Algorithm ..... 263
8.3.2. High-level Language Programs - a1 and a2 ..... 263
8.3.3. Execution Times - al and a2 ..... 271
8.3.4. Assembly Language Programs - a3 and a4. ..... 275
8.3.5. Potential Problems - a3 and a4 ..... 279
8.3.6. Asynchronous Computing - a5 ..... 280
8.3.7. Summary ..... 286
8.4. Simulation of Parallel Linear Prediction Algorithms ..... 287
8.4.1. Improve the $x x$ Compiler. ..... 291
8.4.2. Use a Faster APU ..... 291
8.4.3. Use Multiple Cells ..... 292
8.4.4. Summary ..... 297
8.5. Simulation of Linear Time Warping (LTW) Algorithms ..... 299
8.5.1. Parallel LTW - 11 ..... 299
8.5.2. Serial LTW - 12 ..... 309
8.5.3. Summary ..... 309
8.6. Poker Simulation of Dynamic Time Warping ..... 317
8.6.1. BAC written in $x x-\mathrm{d} 1$ ..... 317
8.6.2. 8051 Assembly Language Version of BAC - d2 ..... 333
8.6.3. Execution Times ..... 335
8.6.4. Summary ..... 340
8.7 VLSI Processor Array Isolated Word Recognition System ..... 314
8.7.1. Input Cell ..... 344
8.7.2. Preemphasis Cell. ..... 351
8.7.3. Autocorrelation Cells ..... 351
8.7.4. The Split, Merge, and Pipe Cells ..... 352
8.7.5. The LPC Cell ..... 352
8.7.6 Endpoint Detection. ..... 356
8.7.7. Linear Time Warping ..... 356
8.7.8. Dynamic Time Warping. ..... 356
8.7.9 Summary ..... 356
8.8 Conclusions ..... 359
8.8.1. The Processor ..... 359
8.8.2: Inter-PE Communications ..... 362
8.8.3. Number of Cells - 51 ..... 363
8.8.4. Changing the Word Recognition System Parameters ..... 363
8.8.5. Summary ..... 366
9. CONNECTED WORD RECOGNITION ..... 367
9.1. A Level Building Dynamic Time Warping Algorithm ..... 367
9.2. An SIMD Level Building DTW Algorithm ..... 375
9.3. A VLSI Processor Array DTW Algorithm ..... 379
9.4. Summary ..... 381
10. CONCLUSIONS ..... 382
LIST OF REFERENCES ..... 385
APPENDICES
APPENDIX A: SIMD Machine Assembly Language Programs. ..... 392
APPENDIX B: VLSI Processor Array Assembly Language Programs ..... 456

## LIST OF TABLES

Table ..... Page
5.1. Summary of the methods to compute autocorrelation coefficients ..... 52
5.2. Time complexities for computing autocorrelation coefficients for $\mathrm{M}=128$ and $\mathrm{p}=8$. ..... 55
5.3. Summary of parallel and serial LPC analysis algorithms ..... 60
5.4. Operations needed for Choleksy decomposition ..... 62
5.5. Summary of parallel recursive filtering algorithms ..... 68
5.6. PEs and cycles needed to filter a $\mathrm{M}=128$ sample signal with a $p=8$ pole recursive filter ..... 69
6.1. Execution times for serial, VLSI, and SIMD digital filtering algorithms ..... 94
6.2 Comparison between Ashajayanthi's SIMD autocorrelation algorithm (AUTO3) and an improved version (AUTO4). ..... 107
6.3 Time complexities of linear time warping algorithms ..... 114
6.4. Summary of Parallel Dynamic Time Warping Algorithms. ..... 119
7.1 Parameters for the typical speech recognition system ..... 147
7.2 Sampling rates for the SIMD preemphasis program using 16 -bit signed data. ..... 151

## Table

7.3 Execution time for autocorrelation program using 16 -bit signed inputs and a 32 -bit signed sum ..... 154
7.4 Execution times for LPC program and filter + auto + lpe programs. ..... 162
7.5 Execution times for linear time warping, method one ..... 167
7.6 Execution times for linear time warping, method two. ..... 168
7.7 Execution times for rearrange routine ..... 175
7.8 Execution times in cycles between adjacent labels of SP DTW program. ..... 178
7.9 Execution times for serial dynamic time warping (SP) ..... 180
7.10 Execution times for parallel dynamic time warping (PP1). ..... 184
7.11 Execution times in cycles between adjacent labels of PP2 DTW program. ..... 190
7.12 Execution times for distance calculations for PP2 ..... 192
7.13 Execution times for dynamic time warping program PP2. ..... 193
7.14 Parameters for speech recognition systems. ..... 187
7.15 Buffer requirements for SIMD speech recognition system. $\mathrm{p}=8$, NetD $=18, \mathrm{I}=40$, input sample rate $=20 \mathrm{KHz}$. ..... 206
7.16 Memory usage, in bytes, for SIMD based isolated word recognition system. ..... 209
7.17 Inter-PE communication used by SIMD machine ..... 211
7.18 Data conditional masking time in cycles. ..... 212
7.19 Number of PEs used by the parallel speech recognition system. ..... 214
8.1 Execution times for filtering program f1. ..... 248
8.2 Summary of simulation of digital filtering algorithms in Poker ..... 259
8.3 Execution times for autocorrelation programs al and a2. ..... 274
8.4 Summary of execution times for autocorrelation programs. ..... 278
8.5 Execution times for the LPC program in Figure 8.29. ..... 290
8.6 Execution times for LTW programs. ..... 315
8.7 Execution time summary for DTW program d1 using four coefficients per frame ..... 332
8.8 Execution time summary for DTW programs d1 and d2. ..... 338
8.9. Execution time summary for DTW program d2 using 16 bits per coefficient. ..... 339
8.10 Execution times for DTW programs. ..... 341
8.11 Parameters for speech recognition systems ..... 345
8.12 Memory usage, in bytes, for SIMD based isolated word recognition system ..... 361
8.13 Number of cells used by the VLSI processor array parallel speech recognition system. ..... 364
9.1 Variable name translations for connected word algorithm ..... 374
9.2 Comparison of serial and parallel leveling building DTW algorithms ..... 377
9.3 Comparison of serial and parallel leveling building DTW algorithms ..... 378

## LIST OF FIGURES

Figure ..... Page
2.1. SIMD machine organization ..... 6
2.2. Model of an SIMD processing element (PE) ..... 7
2.3. Pidgin Algol core for Flock Algol. ..... 9
2.4. Flock Algol statements to express parallelism. ..... 10
2.5. Parallel calculation of $y[i]=y[i-1]+a[i]$ ..... 16
2.6. Intermediate values for recursive-doubling algorithm. ..... 18
3.1. An example of a systolic array ..... 20
3.2. An example of a VLSI processor array ..... 21
3.3. VLSI processor array to compute FIR filter for $q=2$. ..... 23
3.4. Data flow diagram for Figure 3.3. ..... 25
4.1. Block diagram of an isolated word recognition system ..... 28
4.2. Durbin's Algorithm to compute LPC coefficients $a_{i}$ from autocorrelation coefficients $\mathbf{R}(\mathbf{i}), \mathbf{0} \leq \mathrm{i} \leq p$. ..... 33
4.3. An example of how the zero crossings and energy thresholds are used to find the end-points of a word. ..... 35
4.4. Dynamic time warping paths ..... 38
4.5. An example of time warping. ..... 39
4.6. Possible paths to a point ..... 40FigurePage
4.7. Adjustment window of width r . ..... 42
4.8. Serial DTW program.
Execution times assume an 8 MHz MC68000. ..... 43
5.1. Algorithm for autocorrelation using N PEs. ..... 48
5.2. Data transfers to move $s(m+i)$ to $P E m$ to compute $s(m) * s(m+i)$ terms for $\mathrm{R}(\mathrm{i}), 0<\mathrm{i} \leq \mathrm{p}$. shown for $\mathrm{N}=\mathrm{M}=8, \mathrm{p}=3$. ..... 49
5.3. Performing sum of elements in N PEs using recursive doubling for $\mathrm{N}=8$. ..... 50
5.4. SIMD algorithm (AUTO3) to compute autocorrelation coefficients $\mathrm{R}(\mathrm{i}), 0 \leq \mathrm{i} \leq \mathrm{p}$, for an M-point signal, using $p+1$ PEs ..... 53
5.5. Contents of variable $P$ in each $P E$ at the start of line 16 for $p=3, M=5$. ..... 54
5.6. Data transfers for computation of $\mathrm{a}_{\mathrm{j}}$ 's for $\mathrm{p}=4$ in four PEs. ..... 57
5.7. SIMD algorithm using Durbin's method to solve for p predictor coefficients using p PEs. ..... 59
5.8. Systolic array to compute recursive filter for $p=2$. ..... 64
5.9. Data flow for array in Figure 5.8. ..... 65
5.10. One cell in HSAC ..... 71
5.11. High Speed Array Computer used to compute dynamic time warp. ..... 72
5.12. Data flow for HSAC. ..... 74
5.13. Virtual movement of reduced array through I by I grid ..... 76
5.14. Virtual propagation of diagonal reduced array ..... 78
6.1. a) VLSI processor array to compute generalized digital filter $p=2, q=2$. b) Data flow diagram for (a). ..... 83
6.2. Data flow diagram for SIMD1 generalized digital filtering algorithm for $p=2, q=2$ ..... 85
6.3. Data flow diagram for improved SIMD2 generalized digital filtering algorithm for $p=2, q=2$. ..... 87
6.4. Skewed coefficient storage for SIMD2 algorithm. ..... 89
6.5. SLMD2 generalized digital filtering algorithm ..... 90
6.6. Skewed coefficient storage for solution of general linear recurrence equations ..... 92
6.7. Data allocation for SIMD machine algorithm with $\mathrm{N}=\mathrm{p}+\mathrm{q}+1$ PEs, shown for $\mathrm{p}=2, \mathrm{q}=2$. ..... 97
6.8. Data allocation for SMD machine algorithm with $\mathrm{N}<\mathrm{p}+\mathrm{q}+1$, shown for $\mathrm{p}=2, \mathrm{q}=2, \mathrm{~N}=4$. ..... 88
6.9. SIMD digital filtering algorithm for $\mathrm{N}<\mathrm{p}+\mathrm{q}+1$ PEs ..... 100
6.10. Algorithm for preemphasis filtering. ..... 103
6.11. Ashajay anthi's SIMD autocorrelation method [ASV79] mapped to a LLSI processor array ..... 105
6.12. Improved VLSI processor array autocorrelation algorithm ..... 106
6.13. SIMD algorithm to do linear time warp ..... 109
6.14. Data flow for LTW for expanding from $\mathrm{M}=5$ to $\mathrm{N}=7$ frames ..... 111
6.15. Data flow for compressing $\mathrm{M}=7$ frames to $\mathrm{N}=5$ frames ..... 113
6.16. Algorithm for linear time warping using p PEs ..... 116
6.17. A set of $\mathrm{g}(\mathrm{i}, \mathrm{j})$ that can be computed in parallel, labeled with PE numbers. ..... 120
Figure
6.18. Parallel DTW program. ..... 122
6.19. Data transfers into even and odd numbered PEs in PP algorithm ..... 124
6.20. $g(i, j)$ computations in PP algorithm with $r$ even ..... 125
6.21. a) Bilinear array of cells.
b) Data paths between cells in left and right columns. ..... 127
6.22. Data flow in BAC algorithm ..... 128
6.23. Instructions executed during one loop of the BAC algorithm for I odd. ..... 129
6.24. Number of loops for $W=100, I=40, r=8$. ..... 132
6.25. Number of loops for $W=100, I=40$, no window. HSAC not shown, since 1,600 PEs required ..... 133
6.26. Number of loops for $\mathrm{W}=1,000, \mathrm{I}=40, \mathrm{r}=8$ ..... 134
6.27. Number of loops for $\mathrm{W}=1,000, \mathrm{I}=40$, no window. HSAC not shown; since 1,600 PEs required ..... 135
7.1. Sample algorithm SIMD machine. ..... 140
7.2. Sim68 program to perform preemphasis filtering. ..... 142
7.3. Algorithm for autocorrelation using N PEs for a frame size of 2 N . ..... 156
7.4. Program to rearrange data from PE i containing coefficient i to all PEs containing all coefficients. ..... 173
7.5. Calculation order for accumulated distances of SP DTW program. ..... 177
7.6. Algorithm to compute local distances and move data. ..... 186
7.7. Calculation order for accumulated distances of
SP D'TW program ..... 188
7.8. Flock Algol algorithm for isolated word recognition. ..... 198
7.9. Time and PE usage for the parallel isolated word recognition system. ..... 203
8.1. Typical switch lattice. ..... 220
8.2. An example of an $x x$ program ..... 223
8.3. (a) Example of a cell configuration for a VLSI algorithm.
(b) Example of Poker switch settings for the algorithm. ..... 226
8.4. Example of a Poker switch setting and code name assignments. ..... 228
8.5. Example of Poker port name assignments. ..... 229
8.6. Poker cell detail. ..... 231
8.7. Switch settings for no broadcast $x x$ filter program, $\mathrm{p}=2$ and $\mathrm{q}=2$. ..... 236
8.8. Port names for no broadcast $x x$ filter program, $\mathrm{p}=2$ and $\mathrm{q}=2$. ..... 237
8.9. $x x$ code for no broadcast filter program. ..... 238
8.10. Execution times for slow $x x$ filter program. ..... 242
8.11. Switch settings and code names for fast filter (f1) program for $p=1$ and $q=2$. ..... 244
8.12. Port names of fast filter (fi) program ..... 245
8.13. $x x$ code for fast filter (f1) program. ..... 246
8.14. Execution times for $x x$ fast filter (f1) program. ..... 249
8.15. Switch settings for 8 bit fast filter (f2) for $p=1$ and $q=2$. ..... 252

Figure Page
8.16. Arrival times and port names for f2. ..... 253
8.17. Execution times in $\mu$ s for fast filter programs. ..... 255
8.18. Switch setting for fast filter program (f3) for $p=1$ and $q=2$. ..... 257
8.19. Switch setting for autocorrelation programs (a1) and (a2) for VLSI processor array ..... 264
8.20. Port names for autocorrelation programs (a1) and (a2) for VLSI processor array. ..... 265
8.21. $x x$ listing for autocorrelation programs (a1) and (a2) for VLSI processor array ..... 266
8.22. Execution times for autocorrelation program al using real numbers. ..... 272
8.23. Execution times for autocorrelation program a 2 using integers. ..... 273
8.24. Switch settings for assembly language autocorrelation routines ..... 276
8.25. Execution times for autocorrelation program using 8,16 , and 32 -bit inputs. ..... 277
8.26. Switch setting for autocorrelation program a5 ..... 281
8.27. Time delays in using tree to broadcast. can send data to two ports with one write instruction. ..... 282
8.28. Time delays in using tree to broadcast. One port can send data to only one port with one write instruction ..... 284
8.29. Durbin's method for finding LPC coefficients from autocorrelation coefficients. ..... 288
8.30. Switch settings and port names for multiple LPC cell program. ..... 293

## Figure

8.31. Port names for multi-cell LPC program.2948.32. $x x$ program listing for multi-cell LPC program. ..... 295
8.33. Switch setting for multi-cell LTW program. ..... 300
8.34. Port names for multi-cell LTW program ..... 301
8.35. Code for multi-cell LTW program. ..... 302
8.36. Execution times in $\boldsymbol{\mu}$ sor multi-cell LTW ..... 307
8.37. Single-cell LTW program. ..... 310
8.38. Execution times is $\mu$ s for single cell LTW ..... 313
8.39. Switch settings for DTW program d1. ..... 318
8.40. Port names for DTW program d1. ..... 319
8.41. $x x$ code for DTW program d1. ..... 320
8.42. Execution times in $\boldsymbol{\mu}$ for d 1 using four coefficients per frame. ..... 330
8.43. Switch settings for DTW program d2 ..... 334
8.44. Execution times in $\mu \mathrm{s}$ for d 1 and d 2 . ..... 336
8.45. Switch settings for word recognition system. ..... 346
8.46. Code names for the word recognition system ..... 347
8.47. Port names for speech recognition system. ..... 348
8.48. Plot of speech data output by the input cell. ..... 349
8.49. Speech input data for word recognition system. ..... 350
8.50. $x x$ code for pipe cell. ..... 353Figure
8.51. $x x$ program for computing LPC coefficients from autocorrelation coefficients. ..... 354
8.52. $x x$ program for finding endpoints ..... 357
9.1. Illustration of dynamic warping alignment between text pattern $T$ and super reference pattern $R_{S}$ ..... 369
9.2. Graphical description of the computation order of non-level building algorithm. ..... 370
9.3. Graphical description of the computation order of level building algorithm ..... 371
9.4. Algorithm for serial level building DTW ..... 373
9.5. Algorithm for parallel level building DTW ..... 376
9.6. Instructions executed during one loop of the BAC algorithm for I odd. ..... 380
Appendix
Figure
A. 1 MC68000 instruction set. ..... 393
A. 2 Contents of simd.h, the file describing the device locations in the address space. ..... 395
A. 3 Contents of defs.h, the definition file ..... 398
A. 4 Sim68 program to perform preemphasis filtering. ..... 399
A. 5 Program performing autocorrelation. ..... 401
A. 6 Program performing autocorrelation using half as many PEs as frames. ..... 404
A. 7 Program to finding LPC coefficients. ..... 408

Appendix
Figure
Page
A. 8 Program for linear time warping using one frame per PE................. 412
A. 9 Program for linear time warping using p PEs. .................................. 418
A. 10 Parallel program for parallel-parallel DTW algorithm. ..................... 421
A. 11 Serial program for implementing the serial-parallel
DTW algorithm. ................................................................................. 434
A. 12 Parallel program for DTWing (PP2). ................................................ 439
A. 13 SIMD program for isolated speech recognition system.
Contains endpoint routine........................................................... 451
B. 1 Description of $x x$ programming language........................................... 457
B. 28051 instruction set description and timings. .................................... 461
B. 3 Using a builtin timer to control loop time......................................... 463
B. 4 Example of 8051 code for inter-cell communication.......................... 465
B. 5 Contents of ports.h. ............................................................................. 467
B. 6 Contents of util.h.......................................................................... 468
B. 78051 program listing for 8 bit fast filter (f2)...................................... 469
B. 88051 listing for fast filter program (f3). .............................................. 474
B. 98051 programs for autocorrelation

program a3 using 16-bit inputs and 32-bit sums. ............................ 482
B. 108051 program for autocorrelation
program a4 using 8-bit inputs and 16-bit sums. .............................. 482
B. 118051 program for autocorrelation program a5, using asynchronous 16 -bit input and 32-bit output.496
B. 128051 routine used for DTW program d2. ..... 507
Appendix Figure ..... Page
B. 13 Program to output stored speech signal. ..... 537
B. 14 Assembly language program for preemphasis filtering ..... 539
B. 15 Assembly language program for autocorrelation ..... 542


#### Abstract

Mark Alan Yoder, Ph.D., Purdue University. December 1984. Parallel Algorithms for Isolated and Connected Word Recognition. Major Professor: Leah H. Jamieson.

For years researchers have worked toward finding a way to allow people to talk to machines in the same manner a person communicates to another person. This verbal man to machine interface, called speech recognition, can be grouped into three types: isolated word recognition, connected word recognition, and continuous speech recognition. Isolated word recognizers recognize single words with distinctive pauses before and after them. Continuous speech recognizers recognize speech spoken as one person speaks to another, continuously without pauses. Connected word recognition is an extension of isolated word recognition which recognizes groups of words spoken continuously. A group of words must have distinctive pauses before and after it, and the number of words in a group is limited to some small value (typically less than six).


If these types of recognition systems are to be successful in the real world, they must be speaker independent and support a large vocabulary. They also must be able to recognize the speech input accurately and in real time. Currently there is no system which can meet all of these criteria because a vast amount of computations are needed.

This report examines the use of parallel processing to reduce the computation time for speech recognition. Two different types of parallel architectures are considered here, the $S$ ingle Instruction stream - Multiple Data (SIMD)
machine and the VLSI processor array. The SIMD machine is chosen for its flexibility, which makes it a good candidate for testing new speech recognition algorithms. The VLSI processor array is selected as being good for a dedicated recognition system because of its simple processors and fixed interconnections.

This report involves designing SIMD systems and VLSI processor arrays for both isolated and connected word recognition systems. These architectures are evaluated and contrasted in terms of the number of processors needed, the interprocessor connections required, and the "power" each processor needs to achieve real time recognition.

The results show that an SIMD machine using 100 processors, each with an MC68000 processor, can recognize isolated words in real time using a 20 KHz sampling rate and a 1,000 word vocabulary.

## 1. INTRODUCTION

Voice input to machines is one of the most natural forms of man-machine communication. For years researchers have worked toward finding a way to allow a person to talk to machines in the same manner a person communicates to another person. This verbal man to machine interface, called speech recognition, can be grouped into two major types, continuous speech recognition and isolated word recognition. The following describes what each type entails.

The computer's role in continuous speech recognition is analogous to the role of a secretary taking dictation in that the machine would take the voice input and transcribe it into the words that were spoken.

In isolated word recognition there is a distinctive pause (of about 100 ms ) between each utterance. Isolated word recognition is the more likely of the two types of recognition to be found on an assembly line taking orders to do a given task. Here single words or short phrases are given to control a machine. The distinctive pauses before and after the utterance make it easier to find where the utterance begins and ends. Continuous speech may not have pauses around each utterance, which makes finding word boundaries within continuous speech more difficult than isolated speech. This is one reason why isolated word recognition is easier to perform than continuous speech recognition.

A third type of recognition is connected word recognition. Connected word recognition is an extension of isolated word recognition which allows recognition of groups of words spoken continuously. A group of words must have distinctive pauses before and after it, and the number of words in a group is limited to some small value (typically less than six). The presence of distinctive pauses, and the knowledge that there is only a small number of words in a group makes connected speech recognition easier to perform than continuous speech recognition. Since connected word recognition is an extension of isolated word recognition, it is not considered a major type.

For any of the types of speech recognition to be successful in general usage, they must meet the following criteria.

1) Speaker Independence: Many recognition systems are trained to a small group of speakers. A system is called speaker independent if it can recognize speakers not in the training group. To do this it must be able to handle different dialects, accents, speaking rates, and pitches.
2) Large Vocabulary: The typical adult may know 100,000 words or more [LeLi81]. Although an isolated word recognizer controlling a machine may only need to recognize a few command words, the use of continuous speech recognition to take dictation requires a large vocabulary.
3) Accurate Recognition: Recognition accuracy is a common standard used to compare different recognition systems. Certainly the machine should accurately recognize all utterances in order to avoid having the user repeat words, or worse yet, have the machine misrecognize words.
4) Real-Time Response: The response time is the time needed to decide what was spoken. Real-time response is needed so that the speaker does not grow tired waiting for an answer. In a continuous speech recognition system, real time response is needed so processing does not accumulate. This has not been achieved by a system which also met the other three characteristics.

An example of a continuous speech recognition system in the literature is the HWIM [BBN76] system that is able to understand continuous speech from three cooperative male general American speakers. It can recognize a 1,097 word vocabulary with a $56 \%$ error rate while operating at 1,350 times real time on a PDP-10,

The level building dynamic time warping algorithm by Myers and Rabiner [MyRa81b] is an example of a connected word recognition system. The system can recognize up to five words in a connected utterance. The basic operation performed by the system is a form of dynamic programming, known as a time warp, to compare the input utterance to stored templates representing the vocabulary. (Time warping will be discussed in detail in later chapters. For now, it is the complexity of the time warp process which is of interest.) With a vocabulary size of 10 words, it requires 50 basic time warps. On a Data General Eclipse S230 minicomputer, Myers et al. [MRR80] states that a basic time
warp requires 289 to 454 milliseconds. * This means a vocabulary of 10 words requires 14.45 to 22.7 seconds, while a vocabulary of 1,000 words needs 24 to 38 minutes just for the dynamic time warping. Therefore, the level building method cannot run in real time with a large vocabulary on a conventional processor.

Neither of the above two systems is speaker independent, nor could they meet the real time response constraint. Currently these two constraints are met by using a simpler type of recognition, i.e., isolated word recognition. Systems are commercially available which recognize isolated words in real time [Dodd81]. Generally these systems are speaker dependent with small (10-20 word) vocabularies. Even though the real-time response is possible, it is at the expense of a small vocabulary and small speaker population.

This report investigates the use of parallel processing to reduce the computation time for speech recognition. This will be done by writing parallel processing algorithms for the component algorithms that make up the speech recognition systems.

Two different parallel architectures are considered here, the single $i$ nstruction stream - multiple data stream (SIMD) [Flyn66] computer and the VLSI processor array. In the SIMD machine many processors execute the same instructions simultaneously on different data. The instructions are broadcast from a control unit, and the processors are able to pass data between each other by a general interconnection network. The VLSI processor array, on the other hand, is a multidimensional pipeline consisting of many cells, with the output(s) of one cell connected to the input(s) of other cell(s). Although most cells will be executing the same instructions on different data, it is possible some "special" cells will be executing different instructions. The VLSI processor array can be thought of as a super systolic array [Kung80]. Both arrays are the same in that they both use a fixed interconnection network. They differ since each cell of the systolic array performs simple instructions like addition and multiplication and has a small fixed number of registers (as few as three), while each cell of the VLSI processor array can be as powerful as a

[^1]microprocessor with its own addressable memory. The systems examined are programmable parallel systems. Since speech recognition is a research area in which new methods are likely to be proposed, special purpose hardware devices (e.g. [LMMB84]) are not considered.

Chapter 2 presents the SIMD machine model and a language for writing parallel algorithms for it. Chapter 3 discusses the VLSI processor array model and gives examples of how it works. Chapter 4 describes the word template matching approach to isolated word recognition. Chapter 5 is a survey of parallel speech processing algorithms. Chapter 6 describes the new parallel speech processing algorithms developed for this report. Chapter 7 presents the results of simulating the SIMD algorithms and Chapter 8 presents the VLSI processor array simulation results. Chapter 9 discusses connected word recognition and presents a parallel algorithm for a level building dynamic time warp. And finally, Chapter 10 gives the conclusions of this research effort.

## 2. THE SIMD MACHINE MODEL

With the advent of VLSI technology, large-scale processing systems with as many as $2^{14}$ processors have become feasible [Ba79,Pe77,SBK77]. One approach to using a large number of processors is the single $i$ nstruction stream - multiple data stream (SIMD) machine. An SIMD machine typically consists of a control unit (CU), a set of $N=2^{n}$ processing elements (PEs), and an interconnection network as shown in Figure 2.1 [Sieg81a]. A PE consists of a processor with its own memory, fast access general purpose registers, an address register (ADDR), and two data transfer registers (DTRin and DTRout) as shown in Figure 2.2. The PEs are addressed (numbered) from 0 to $N-1$ in a machine of size $N$. The register ADDR in PE i contains the integer i, for $0 \leq i<N$. The two data transfer registers allow each PE to access the interconnection network which in turn allow each PE to send and receive data from the other PEs $[\mathrm{Si} 79]$. The CU broadcasts instructions to all PEs, and each active PE executes each of these instructions on the data in its own memory. All active PEs execute each instruction simultaneously. It is possible to enable and disable PEs so all N PEs may not be active.

### 2.1. Flock Algol - Introduction

A tool called Flock Algol has been developed by Siegel et al. [Sieg81b] to aid in writing and describing parallel algorithms. Flock Algol is used here because it incorporates ways to express SIMD processing in an algorithm description language. The following summarizes Flock Algol and focuses on the constructs it uses to express and control parallel execution. Finally an example of a Flock Algol algorithm is given.


Figure 2.1. SIMD machine organization.

## CONTROL UNIT



Figure 2.2. Model of an SIMD processing element (PE).

### 2.2. Summary of Flock Algol

Flock Algol uses traditional mathematical and programming language constructs, after Pidgin Algol [AHU74]. It also contains parallel-specific constructs extending its Pidgin Algol origin to accommodate parallel algorithms. As in Pidgin Algol, any statement with a clear meaning is allowed.

A Backus-Naur form (BNF) specification is used here to describe Flock Algol. A BNF statement has the form

$$
<\text { non-terminal }>:=\text { sequence of terminals and/or non-terminals. }
$$

Terminals are elements of the set of language symbols. For Flock Algol the keywords include IF, THEN, ELSE, FOR, STEP, BEGIN, END, PROCEDURE, ENABLE, DISABLE, TRANSFER, BROADCAST, USE, etc. To aid the reader, Flock Algol keywords are shown in all capital letters. However, case is unimportant when expressing algorithms in Flock Algol. Nonterminals are symbols delimited by $<\rangle$ such as <program>, <statement>, <variable>, <expression>, <condition>, <initial value>, <step size>, <final value>, <procedure name>, <parameter list>, etc.

The BNF specification consists of a set of "rewriting rules," where each rewriting rule specifies the ways in which a given non-terminal can be rewritten. In the BNF specification, a vertical bar (|) separates alternative ways of rewriting a given non-terminal. Braces ( \{ \}) denote optional replication, and are used to indicate that the contents between the braces may be employed zero or more times.

Flock Algol includes a core of constructs drawn from Pidgin Algol [AHU74], Pascal [JeWi74], and C [KeRi78] which is shown in Figure 2.3. Figure 2.4 shows the BNF specification of the extensions to Pidgin Algol incorporate SIMD parallelism. The statements are of three general types:

1) mask statements, to allow subsets of PEs to be enabled (active) for execution of a statement or set of statements (and implicitly, to disable other PEs);
2) transfer statements, to specify the transfer of data between PEs; and
3) broadcast statements, to allow the dissemination of a single data item to a specified set of PEs.
The following gives a synopsis of each of these statement types.
```
<program> ::= <procedure definition>
<procedure definition> ::= PROCEDURE <procedure name> (<parameter list>)
    {<procedure definition>}<block>
<block> ::= <statement> | <declaration part> <statement>
<statement> ::=
    1. <variable> \leftarrow <expression> |
    2a. IF <condition> THEN <statement> |
    b. IF <condition> THEN <statement> ELSE < statement> |
    3. FOR <variable> < <initial value> TO <final value>
                        DO <statement> |
    4. BREAK
    5. BEGIN <statement> { <statement> } END |
    6a. <procedure name> (<argument list> )|
    b. <variable> \leftarrow <procedure name> (<argument list>)
    c. RETURN | RETURN <expression> |
    7. miscellaneous statements
    8. <null statement>
```

Figure 2.3. Pidgin Algol core for Flock Algol.

```
<statement> ::= <mask statement> | <transfer statement> |
    <broadcast statement> | <set network>
    1. <mask statement> ::= |<mask specification> | <statement> |
                        <data conditional mask>
    a. <mask specification> ::= ENABLE <well defined set of PEs> |
                                DISABLE <well defined set of PEs>
    b. <data conditional mask> ::=
                        WHERE <condition> DO <statement> ENDWHERE
            WHERE <condition> DO <statement> ELSEWHERE <statement> ENDWHERE
    2. <transfer statement> ::= TRANSFER {<source specification>
                {TO <destination specification>}}
    <source specification> ::= <variable>
    <destination specification> ::= <variable>
    3. <broadcast statement> ::= BROADCAST <broadcast specification> 
        <broadcast specification> ::= <source specification>
                                    FROM PE <PE source>
                                    TO <destination specification>
        <PE source> ::= <constant with value between 0 and N-1> 
        <variable with value between 0 and N-1>
    4. <set network> ::= USE <interconnection function>
```

Figure 2.4. Flock Algol statements to express parallelism.

### 2.3. Mask Statements

A mask statement will have the effect of specifying a subset of the N PEs in the SIMD system. Masks provide the system user with a method to control the active/inactive status of the PEs of the system. Siegel [Si77] gives details of the various types of masking schemes. Flock Algol includes two mask formats.

### 2.3.1. ENABLE and DISABLE

In the first format, the statement of type la consists of the keyword ENABLE or DISABLE, followed by an unambiguous specification of a set of PEs. The PEs enabled as a result of the mask specification execute the statement following the mask specification. If no mask accompanies a statement, all PEs are assumed to be active. The speech processing algorithms presented here use PE address masks [Si77] to specify which PEs to enable or disable. The PE address masks are $n$-position (where $n=\log _{2} N$ ) masks that specify which of the N PEs are active for each instruction. Each mask position contains a 0,1 , or $\mathbf{X}$ ("don't care") and only those active PEs whose address (in binary representation) matches the mask are enabled (or disabled). An " X " matches either a 1 or a 0 . Superscripts are repetition factors i.e., $\left[\mathrm{X}^{5}\right]=[\mathrm{XXXXX}]$. Square brackets denote a mask. For example ENABLE [ $\left.\mathrm{X}^{\mathrm{n}-1} 1\right]$ activates all odd numbered PEs and DISABLE [ $\mathrm{x}^{\mathrm{n}-1} 0$ ] disables all even PEs. If no mask accompanies an instruction, all PEs are active.

### 2.3.2. WHERE ... ELSEWHERE

The second format for mask statements is a data conditional statement, defined in statement type 1 b . Data conditional masks are the implicit result of performing a conditional branch dependent on local data in an SIMD machine environment, where the result of different PEs' evaluations may differ. As a result of a conditional WHERE statement of the form

```
WHERE < condition> DO
    <statement>
ELSEWHERE
    <statement>
ENDWHERE
```

each PE will be active for the statement following for either the DO or the ELSEWHERE, but not both. The execution of the ELSEWHERE statement must follow the DO statement; i.e., the DO and ELSEWHERE statements cannot be executed simultaneously. For example, as a result of executing the statement

WHERE A > B DO
$\mathrm{C} \leftarrow \mathrm{A}$
ELSEWHERE
$C \leftarrow B$
ENDWHERE
each PE will assign to $C$ the maximum of its $A$ and $B$ values, i.e., some PEs will execute " $\mathrm{C} \leftarrow \mathrm{A}$," and then the rest will execute " $\mathrm{C} \leftarrow \mathrm{B}$." Machines such as the Illiac IV [Barn68] and PEPE [Cran72] use this type of masking. Nesting data conditional mask statements is possible, the implementation can be accomplished using a run-time control stack, as discussed in [SiMu78].

From an implementation point of view, data conditional masks allow the specification of the mask condition to depend on PE data. The subset of PEs to enable is determined at execution time. The time to execute a "WHERE ... ELSEWHERE" statement will be the sum of the times to execute the statements following the DO and the ELSEWHERE.

The "IF-THEN-ELSE" and "WHERE-DO-ELSEWHERE" statements correspond to two different actions on an SIMD machine. An "IF-THENELSE" is a control flow statement executed by the CU to determine which of two sets of code should be executed. The expression specifying the condition in an IF-THEN-ELSE STATEMENT will contain only constants and CU variables. If the code to be executed includes PE instructions, all active PEs will execute that code. A "WHERE-DO-ELSEWHERE" statement divides the PEs in the system into two sets, and instructs the two sets to execute different code. In this case, both sets of code are executed one after the other, but by different PEs. An "IF-THEN-ELSE" format could be used to specify data conditional mask statements. However, since the basic function of the two types of
statements is different, it seems clearer to use different keywords to identify the two types of actions.

### 2.4. TRANSFER and USE Statements

The purpose of the TRANSFER statement (type 2 in Figure 2.4) is to allow inter-PE communications. The USE statement (type 4 in figure 2.4) specifies the type of interconnection function to use, and the interconnection functions specify the type of transfer to perform. Formally, an interconnection function is a bijection on the set of PE addresses. When an interconnection function, $f$, is executed, the contents of the source variable in PE $j$ are transferred to the destination variable of PE $f(j)$. This occurs for all $j$ simultaneously, for $0 \leq \mathrm{j}<\mathrm{N}$ and PE j active.

The PEs interface to the interconnection network via the DTRin and DTRout registers. If the DTRin and DTRout register names are used in the algorithm, the "<source specification> TO < destination specification>" in the transfer statement syntax can be omitted. In this case, the source is assumed to be the DTRin, and the destination is the DTRout. The DTRin acts as the standard input to the network, and the DTRout acts as the standard output from the network. If the "<source specification $>$ " is given without the "<destination specification $>$ " the destination is the same as the source.

The following are interconnection functions used in the speech processing algorithms presented in Sections 5 and 6.

### 2.4.1. The Cube Interconnection Function

The Cube [SiMc81b] interconnection function is defined by letting $P=p_{n-1} \cdots p_{1} p_{0}$ be the binary representation of the address of an arbitrary PE. The $n$ cube interconnection functions are:

$$
\text { Cube }(i)\left[p_{n-1} \cdots p_{i} \cdots p_{0}\right]=p_{n-1} \cdots \overline{p_{i}} \cdots p_{0}
$$

where $0 \leq \mathrm{i}<\mathrm{n}, 0 \leq \mathrm{P}<\mathrm{N}$, and $\overrightarrow{\mathrm{p}}_{\mathrm{i}}$ is the complement of $\mathrm{p}_{\mathrm{i}}$. This means the cube(i) interconnection function connects PE $P$ to cube(i) [P] where cube(i) [P] is the same address as P with the $i$ th bit complemented.

### 2.4.2. The Permutation Interconnection Function

The Perm utation[Si81] interconnection function is defined as:

$$
\operatorname{Perm}_{i}(\mathrm{j})= \begin{cases}\mathrm{i}-\mathrm{j} & \text { where } 1 \leq \mathrm{j}<\mathrm{i} \\ \mathrm{j} & \text { elsewhere }\end{cases}
$$

$\operatorname{Perm}_{5}(\mathrm{j})$ would switch data between PEs 0 and 5, PEs 1 and 4 and, PEs 2 and 3.

### 2.4.3. The Shift Interconnection Function

The Shift interconnection function is defined as:

$$
\begin{gathered}
\text { Shift }+n(j)=j+n \bmod N \\
\text { Shift }-n(j)=j-n \bmod N
\end{gathered}
$$

where $N$ is the number of PEs. Therefore Shift $+1(j)$ would send data from PE 0 to PE 1, PE 1 to PE 2, and so on.

### 2.5. Broadcast Statements

The purpose of broadcast statements (type 3 in Figure 2.4) is to allow the dissemination of a value from one PE to all PEs. The $<$ PE source $>$ is the PE containing the value to be broadcast. If the PE source is not given, the value is broadcast from the CU. The value is broadcast to all PEs.

### 2.6. An Example of a Flock Algol Algorithm

The following is an example of a Flock Algol algorithm. It performs a computation similar to that given in [Ston80]. Suppose the vector al] is given, and the vector $y[]$ is to be found such that

$$
\begin{array}{ll}
y[0]=a[0] \\
y[i]=y[i-1]+a[i] & 1 \leq i<N \tag{2.1}
\end{array}
$$

therefore $y[i]$ is the sum of $a[0]+a[1]+\ldots+a[i]$. On a serial machine $y[]$ is found by:

$$
\begin{aligned}
& y[0] \leftarrow a[0] \\
& \text { FOR } i \leftarrow 1 \text { TO N-1 DO } \\
& y[i] \leftarrow y[i-1]+a[i]
\end{aligned}
$$

This algorithm appears to be serial since $y[i-1]$ is computed before $y[i]$. Since the last statement is executed $\mathrm{N}-1$ times, the time complexity is $\mathrm{O}(\mathrm{N})$. An SIMD machine with $N$ PEs can find $y[]$ in $O(\log N)$ time by using the method diagrammed in Figure 2.5. The figure is for $N=8$ PEs, where the nodes with an open circle do nothing, while the nodes with filled in circles form the sum of the two operands. The following SIMD algorithm to find $y[]$, assumes element $i$ of vector a[] is stored in PE i for $0 \leq \mathrm{i}<\mathrm{N}$. After the algorithm, $\mathrm{y}[\mathrm{i}]$ is stored in PE i.
$1 \quad y \leftarrow a$
$2 \quad$ FOR j $\leftarrow 0$ TO $\log _{2} \mathrm{~N}-1$ Do
3
TRANSFER y TO DTRout USING Shift $+2^{\mathrm{j}}$ (2.2)
4
DISABLE $\left[0^{n-j} X^{j}\right]$
5

$$
y \leftarrow y+\text { DTRout }
$$

Each step does the following:

1) Store $a[i]$ in $y[i]$ for $0 \leq i<N$. This is done in all PEs simultaneously.
2) Execute statements $[3]-[5] \log _{2} \mathrm{~N}$ times.
3) Transfer the data in $y$ in PE $i$ to DTRout in PE $\left(i+2^{j}\right) \bmod N$. On the first loop, the data in $y$ in PE 1 will transfer to DTRout in PE 2, and PE 2's data will transfer to PE 3 , and so on. PE N-1 will transfer its $y$ value to PE 0. When $\mathrm{j}=1$, the data in $y$ in PE 1 will transfer to DTRout in PE 3 etc.
4) Turn off some PEs. The first time through, the mask will be $\left[0^{n}\right]$ (where


Figure 2.5. Parallel calculation of $y[i]=y[i-1]+a[i]$.
$\mathrm{n}=\log _{2} \mathrm{~N}$ ) which matches only PE 0 , so PE 0 will be disabled. This is indicated by a circle at node 0 in Figure 2.5. The second time through the loop, $\mathrm{j}=1$, so the mask is $\left[0^{\mathrm{n}-1} \mathrm{X}\right]$ which matches PEs 0 and 1 , so they are disabled. The DISABLE instruction only disables the PEs during the indented instruction(s) below it, therefore on subsequent times through the loop, all PEs will execute steps [2]-[4].
5) The new data transferred into DTRout is added to $\mathrm{y} \|$ only in the enabled PEs.
Figure 2.6 shows the intermediate values for this algorithm. Kogge and Stone[KoSt73] call this technique of shifting and summing recursive doubling. The time complexity is clearly $O(\log N)$ since the body of the loop in lines [2][5] of algorithm (2.2) is executed $\log _{2} \mathrm{~N}$ times.

### 2.7. Summary

Real-time recognition of speaker independent isolated or connected speech using a large vocabulary requires more processor throughput than current serial machines can deliver. The SIMD machine is one possible way to organize a large number of processors to do the recognition in real time.

Flock Algol provides a high level algorithm description language for SIMD algorithms. It is based on a general model of an SIMD machine, and is intended to separate the structure of the parallel algorithm from architecturespecific issues such as the physical interconnection network or the actual mechanisms used to implement data broadcasts and the enabling/disabling of PEs.

The time complexity in the example algorithms above is reduced from $O(N)$ on the serial machine to $O(\log N)$ on the SIMD machine. This shows that the parallelism of the SIMD machine can reduce the execution time of some algorithms. The following chapters will show how the SIMD machine can reduce the time complexity of various speech processing algorithms.

| PE $\quad \begin{aligned} & \text { a }\end{aligned}$ | Shift +0 TRANSFER DTRout | Mask [000] | $\begin{gathered} \text { Sum } \\ \mathbf{y} \\ \hline \end{gathered}$ | Shift +1 TRANSFER DTRout | Mask [00X] | $\begin{gathered} \text { Sum } \\ \mathbf{y} \\ \hline \end{gathered}$ | Shift +2 TRANSFER DTRout | Mask [0XX] | $\begin{gathered} \text { Sum } \\ \mathbf{y} \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \quad \mathbf{y}(0,0)=\mathrm{a}[0]$ | $y(7,7)$ | 0 | $\mathrm{y}(0,0)$ | $\mathbf{y}(5,6)$ | 0 | $y(0,0)$ | y $(1,4)$ | 0 | $\mathrm{y}(0,0)$ |
| $1 \mathrm{y}(1,1)=a[1]$ | $y(0,0)$ | 1 | $y(0,1)$ | $y(6,7)$ | 0 | $y(0,1)$ | $\mathrm{y}(2,5)$ | 0 | $y(0,1)$ |
| $2 \mathrm{y}(2,2)=\mathrm{a}[2]$ | $y(1,1)$ | 1 | y $(1,2)$ | $y(0,0)$ | 1 | $y(0,2)$ | $y(3,6)$ | 0 | $y(0,2)$ |
| $3 \quad y(3,3)=a \mid 3]$ | $y(2,2)$ | 1 | y $(2,3)$ | $y(0,1)$ | 1 | $y(0,3)$ | $y(4,7)$ | 0 | $y(0,3)$ |
| $4 \quad y(4,4)=a \mid 4]$ | $\mathrm{y}(3,3)$ | 1 | y $(3,4)$ | $\mathrm{y}(1,2)$ | 1 | y $(1,4)$ | $y(0,0)$ | 1 | $y(0,4)$ |
| $5 \quad \mathbf{y}(5,5)=\mathbf{a}\|5\|$ | $y(4,4)$ | 1 | y $(4,5)$ | y $(2,3)$ | 1 | $y(2,5)$ | $y(0,1)$ | 1 | $y(0,5)$ |
| $6 \mathrm{y}(6,6)=\mathrm{a}[6]$ | $\mathrm{y}(5,5)$ | 1 | $\mathrm{y}(5,6)$ | $y(3,4)$ | 1 | $y(3,6)$ | $y(0,2)$ | 1 | $y(0,6)$ |
| $7 . y(7,7)=a \mid 7]$ | $y(6,6)$ | 1 | $y(6,7)$ | y $(4,5)$ | 1 | $\mathbf{y}(4,7)$ | y $(0,3)$ | 1 | $y(0,7)$ |

Figure 2.6. Intermediate values for recursive-doubling algorithm.
Where: $y(i, j)$ denotes $\sum_{k=1}^{k=j}(k)$,
and a 0 mask means the PE is disabled, and a 1 mask means it is enabled.

## 3. VLSI PROCESSOR ARRAY MODEL

Very large scale integration technology has shown that simple regular interconnections are easy to implement, and give high densities. The VLSI processor arrays are so named because they are designed to have simple regular interconnections which exploit the capabilities of VLSI technology. A VLSI processor array is a network of specialized processing elements (cells*) that circulate data in a regular fashion. The network configuration for a VLSI processor array is particular to the algorithm (or class of algorithms) being implemented. In general, the data flow can be viewed as a multidimensional pipeline. The VLSI processor array is a generalization of the systolic array [Kung80]. Both arrays have fixed interconnection networks. They differ in that systolic cells are assumed to be very simple, whereas VLSI processor array cells may be complex. For example, Figure 3.1 shows a systolic array presented by Kung[KuLe] for matrix multiplication. Without going into the details of how it works, notice each cell has only three registers ( $a, b, c$ ) and the cell only does the operations shown in the lower right corner of Figure 3.1. Figure 3.2 shows a VLSI array for dynamic time warping. (Details of the array will be discussed in Section 6.4.2.1.) All the cells are connected by a fixed interconnection network as with the systolic array, but each cell has several registers, some of which contain vectors. Each cell does all the instructions shown in the lower right side. Figures 3.1 and 3.2 are only examples of one systolic array and one VLSI processor array. Both arrays can have different interconnections and perform different operations. This example shows that the cells in the VLSI processor array are more complex than those in the systolic array.

[^2]

\[

$$
\begin{aligned}
& a_{\text {out }}-a_{i n} \\
& b_{\text {out }}-b_{i n} \\
& c_{\text {out }}-c_{i n}+a_{i n} \cdot b_{i n}
\end{aligned}
$$
\]

Figure 3.1. An example of a systolic array.


Figure 3.2. An example of a VLSI processor array.

Both VLSI processor arrays and SIMD machines are forms of synchronous large scale parallel processing systems." VLSI processor arrays represent algorithm-specific systems with fixed interconnections between cells, specialized processors and a small set of registers for memory. SIMD machines are more complex, having a large memory in each cell and a general interconnection network between cells, making the system more flexible. The VLSI processor array algorithms are specified by giving the fixed interconnections between cells, and the instructions executed by each cell.

### 3.1. A Sample VLSI Processor Array Algorithm - Filtering

An example of a linear VLSI processor array is the finite impulse response (FIR) filter presented by Kung[Kung80]. The output $y_{m}$ of a FIR filter is given by:

$$
\begin{equation*}
y_{m}=\sum_{k=0}^{q} b_{k} x_{m-k} \quad q \leq m \leq M \tag{3.1}
\end{equation*}
$$

where $\mathrm{x}_{\mathrm{m}}$ is the input to the filter, the $\mathrm{b}_{\mathrm{k}}$ 's are the filter coefficients, and M is the number of samples in the signal to be filtered.

Kung's FIR filter algorithm computes a ( $q+1$ )-tap FIR filter using a linear array of $q+1$ systolic cells. It solves the equation in which $y_{m}$ is computed using the summation in equation (3.1). The output $y_{m}$ can be computed by the following recurrence relation, where $y_{m}^{(k)}$ is the partial result in the computation of $y_{m}$ after $k$ steps in the recurrence.

$$
\begin{array}{rlr}
y_{m}^{(0)} & =0 \\
y_{m}^{(k+1)} & =y_{m}^{(k)}+b_{q-k} x_{m-q}+k & 0 \leq k \leq q  \tag{3.2}\\
y_{m} & =y_{m}^{(q+1)} &
\end{array}
$$

The above recurrences can be evaluated by pipelining the $\mathrm{x}_{\mathrm{m}}$ and $\mathrm{y}_{\mathrm{m}}^{(\mathrm{k})}$ values through $q+1$ linearly connected processors as shown in Figure 3.3. Each processor has three registers, $R_{b}, R_{x}$, and $R_{y}$, which hold $b, x$, and $y$ values


Figure 3.3. VLSI processor array to compute FIR filter for $q=2$.
respectively. Initially, all $R_{x}$ and $R_{y}$ registers contain zeros, and the $R_{b}$ register in processor $i$ contains $b_{q-i}$. Each cycle of the array consists of the steps shown in Figure 3.3. $\mathrm{y}_{\mathrm{m}}^{(\mathrm{k})}$ is computed in cell $\mathrm{k}-1$, and the output is produced in cell $q$. The data flowing up (the $x_{m}$ values) must be synchronized with the data flowing down (the $\mathrm{y}_{\mathrm{m}}^{(\mathrm{k}+1)}$ values) so that they meet in the correct cell with the correct coefficient. Therefore during odd numbered cycles, only even numbered cells contain valid data, and during even numbered cycles only the odd cells contain valid data. Thus only half of the cells are active during a given cycle. One output value is therefore computed every two cycles of the systolic array, where during each cycle, the operations performed are the simultaneous transfer of data in the two pipes, plus the one addition, one multiplication, and one assignment shown in equation (3.2).

Figure 3.4 is the data flow diagram for the linear array. Each column of the data flow diagram represents the contents of each register in each cell after a given cycle. Moving from left to right shows how the data changes from one cycle to the next. The arrows show where $R_{x}$ and $R_{y}$ will be transferred on the next cycle.

This linear array uses $q+1$ cells and produces a new $y$ value every two cycles. Ignoring the startup and stop time (i.e., the time required to pipe $y_{0}$ from cell 0 to cell $q$ and to pipe $y_{M-1}$ from cell 0 to cell $q$ ) the VLSI processor array is $(q+1) / 2$ times faster than a serial machine. This is because there are $q+1$ cells, half of which are doing computations on valid data at a given time.

### 3.2. Summary

Although the SIMD machine may have the computing power needed to recognize speech in real time, its general nature (a general purpose processor in each PE and a general interconnection network) may make it too expensive for a dedicated application. The VLSI processor array, on the other hand, with its fixed interconnection network and independently operating cells may be able to perform the task with less hardware.


Figure 3.4. Data flow diagram for Figure 3.3.

This chapter presented a VLSI processor array model along with an example of how a linear array of $q+1$ cells could achieve a speed up of $(q+1) / 2$ over a serial algorithm. The VLSI processor array is a generalization of Kung's systolic array. The generalization adds a more powerful processor in each cell along with more memory and broadcast capability. Chapters 5 and 6 present some parallel speech processing algorithms which use the VLSI processor array and Chapter 8 presents the results of simulating the algorithms.

## 4. AN ISOLATED WORD RECOGNITION SYSTEM

Of the many commercially available speech recognition systems, most perform isolated word recognition [Dodd81] since it is easier than connected word recognition. In isolated speech each utterance is separated from the next by a short pause ( $>100 \mathrm{~ms}$ ). These pauses help the system in locating the beginning and end of each utterance. After the unknown utterance is located, many speech recognition systems rely on pattern matching techniques to match the features of an unknown input utterance to previously stored features of known utterances. Figure 4.1 is a block diagram of a typical template matching system for isolated word recognition [RLRW79].

A template matching based system has two modes of operation, training and recognizing. During training, the speech signal is bandpass filtered (to prevent aliasing) and then sampled. After sampling, the speech signal is broken into fixed sized frames that generally contain between 100 and 400 samples. Each frame passes through a preemphasis filter followed by autocorrelation analysis. Next linear predictive coding (LPC) [Makh75,MaGy76] analysis is used to take the autocorrelation coefficients and produce LPC coefficients. The LPC analysis reduces each frame from $N$ samples ( $100 \leq N \leq 400$ ) to $p$ LPC coefficients where p is typically between 6 and 25 . Next, endpoint detection finds the first and last frames of the utterance and discards the silent frames before the first frame and after the last frame. The discarded frames are not used in the rest of the processing. At this point an utterance will be represented by approximately 40 frames of $8-14$ coefficients each. If the utterance has more or less than 40 frames, a linear time warp (LTW) normalizes, in time, the utterance to 40 frames.

The process above is repeated for each utterance in the vocabulary, and the 40 sets of LPC coefficients for each word are stored for later use. To achieve speaker independence, the same word is spoken by several different


Figure 4.1. Block diagram of an isolated word recognition system.
speakers and all sets of coefficients are stored or clusters are used as discussed in [RLRW79].

During the recognition mode the same steps as in the training are used, except after the linear time warp a dynamic time warp (DTW) compares the word to be recognized (the test template) to the training set (the reference templates). The distance from the input utterance to all the stored utterances is found, and the stored utterance with the shortest distance from the input utterance is picked as the utterance that was spoken.

The following is a detailed description of each block in Figure 4.1.

### 4.1. Filtering and Sampling of Input Signal

The first step in recognizing a word is to filter and sample the input signal. The choice of filtering frequencies and sampling rate depends on the quality of speech available. The input is low pass (or possibly bandpass) filtered at 10 $\mathrm{KHz}(100-10 \mathrm{KHz})$ and sampled at $15-20 \mathrm{KHz}$ when using "high quality" speech. If the system is to work over the phone lines (telephone quality speech) the input is band pass filtered around $300-3200 \mathrm{~Hz}$ and sampled at 6.67 KHz . Systems using both 6.67 KHz sampling [RLRW79] and 20 KHz sampling [BBGI80] have appeared in the literature, along with various other sampling rates in between.

### 4.2. Preemphasis Filtering

Each frame passes through a digital preemphasis filter with a z transform of

$$
\mathrm{H}(\mathrm{z})=1-\mathrm{az} \mathrm{z}^{-1}
$$

where typically $a \simeq 0.95$. Experimental evidence shows that preemphasis serves
to reduce the variance of the distance calculation in an LPC based template matching system[RLRW79].

### 4.3. Autocorrelation Analysis

Next, the sampled signal is broken into frames for autocorrelation analysis. The LPC processing that is done later dictates the number of samples per frame. The frame length should be short enough so the vocal tract configuration is constant during the frame, but long enough so the initial condition assumptions (i.e., the values the signal is assumed to have outside of the frame) have a small effect on the coefficients. Frame lengths are usually fixed and contain between 100 and 400 samples, which correspond to $10-20 \mathrm{~ms}$ of speech depending on the sampling rate. One common method uses 300 sample frames that begin every 100 samples. This leaves a 200 sample overlap between frames. This overlap tends to reduce the variance in the LPC coefficients between frames containing the same speech sound.

The short term autocorrelation coefficients are found by using:

$$
\begin{equation*}
R(i)=\sum_{m=0}^{M-i-1} s(m) s(m+i) \quad 0 \leq i \leq p \tag{4.1}
\end{equation*}
$$

where $M$ is the frame length and $p$ is determined by the LPC processing and is between 6 and 25. The first autocorrelation coefficient, $R(0)$, is the energy for each frame, while all the coefficients are used in the LPC analysis which follows.

### 4.4. Linear Predictive Coding

Following the autocorrelation analysis is linear predictive coding analysis. LPC models the speech sounds as an all pole filter and an excitation source [MaGy76]. The filter represents the configuration of the vocal tract, i.e., the position of the mouth, nose, and throat. If the sound is voiced, the excitation represents the pitch pulses from the vocal chords. If the sound is unvoiced, the excitation represents the "noise-like" sound of the air being forced past some constriction. The constriction may be the tongue and the avleolar ridge (behind the upper front teeth) as in the sound "s."

LPC assumes that the $m$ th sample of the speech signal $\{s\}$ can be represented by two components:

1) a linear combination of the p previous speech samples, and
2) the excitation, $\delta(\mathrm{m})$, which may differ for each sample $s(\mathrm{~m})$.

The sample $\mathrm{s}(\mathrm{m})$ is modeled as follows: [AtHa71,Makh75,RaSc78]

$$
\begin{equation*}
\mathrm{s}(\mathrm{~m})=\sum_{\mathrm{k}=1}^{\mathrm{p}} \mathrm{a}(\mathrm{k}) \mathrm{s}(\mathrm{~m}-\mathrm{k})+\delta(\mathrm{m}) \quad \mathrm{p} \leq \mathrm{m}<\mathrm{M} \tag{4.2}
\end{equation*}
$$

A common method used to find the LPC coefficients, $a(k)$ for $1 \leq k \leq p$, is to define $\hat{s}(\mathrm{~m})$ as the predicted signal (i.e., the linear combination of the previous samples) and minimize the squared prediction error which is:

$$
\begin{equation*}
E^{2}=\sum_{m}[s(m)-s(m)]^{2}=\sum_{m}\left[s(m)-\sum_{k=1}^{p} a(k) s(m-k)\right]^{2} \tag{4.3}
\end{equation*}
$$

To find the $a(k)$ 's, find the $k$ partial derivatives of $E^{2}$ with respect to $a(k)$ and set them to zero:

$$
\frac{\partial \mathrm{E}}{\partial \mathrm{a}(\mathrm{k})}=0 \quad 1 \leq \mathrm{k} \leq \mathrm{p}
$$

This will result in $p$ equations with $p$ unknowns. By assuming the speech signal is zero before and after the frame (i.e., $s(m)=0 \mathrm{~m}<0$ and $s(m)=0$ $m \geq M$ ), equation (4.2) can be solved by defining the short-term autocorrelation functions as in equation (4.1) and rewriting equation (4.3) as

$$
\begin{equation*}
\sum_{k=1}^{p} a(k) R(|i-k|)=R(i) \quad 1 \leq i \leq p \tag{4.4}
\end{equation*}
$$

Equation (4.4) can be written in matrix form as:

$$
\begin{equation*}
K \vec{a}=\vec{R} \tag{4.5}
\end{equation*}
$$

where $\vec{R}$ and $\vec{a}$ are $p$ element vectors of elements $R(i)$ and a(i) respectively for $1 \leq i \leq p$, and $K$ is a $p$ by $p$ matrix with $K=R(|i-k|) 0 \leq i, k<p . K$ is a Toeplitz matrix, i.e., it is symmetric with all elements on each diagonal being equal.

Finding the coefficients $a(k)$ takes two steps,

1) Find the $p$ autocorrelation coefficients $R(i)$, and 2) solve equation (4.5) for $\vec{a}$.
$\vec{a}$ could be found from equation (4.5) by finding the matrix inverse of $K$, but since $K$ is Toeplitz, more efficient methods are available. Figure 4.2 is the serial algorithm for Durbin's method, which is one of the most efficient methods available.

### 4.5. Endpoint Detection

After LPC analysis the endpoints are located. The endpoints of an utterance are the frames where the word begins and ends.

Rabiner [RaSa75] presents a simple but robust method to detect endpoints based on using an upper (UE) and a lower (LE) "energy" threshold, and a zero crossing threshold (ZC). The following are definitions of the terms used in describing the method to find the beginning point. (Reverse all directions when finding the ending point.)
energy: The "energy" for each frame is the first autocorrelation coefficient, $R(0)$. (See equation (4.1).)
zero crossing: The zero crossing rate is defined as the number of times the normalized signal changes sign in one frame.

1
2
$\mathrm{E}^{(0)}=\mathrm{R}(0)$;
FOR i $\leftarrow 1$ TO p DO
/* compute $\mathbf{k}(\mathbf{i})$ */
$\mathrm{k}(\mathrm{i}) \leftarrow 0$;
FOR $\mathrm{j} \leftarrow 1$ TO $\mathrm{i}-1$ DO
$\mathrm{k}(\mathrm{i}) \leftarrow \mathrm{k}(\mathrm{i})+\mathrm{a}_{\mathrm{j}}^{(\mathrm{i}-1)} * \mathrm{R}(\mathrm{i}-\mathrm{j}) ;$
$\mathrm{k}(\mathrm{i}) \leftarrow[\mathrm{R}(\mathrm{i})-\mathrm{k}(\mathrm{i})] / \mathrm{E}^{(\mathrm{i}-1)}$;
$\mathrm{E}^{(\mathrm{i})} \leftarrow\left(1-\mathrm{k}(\mathrm{i})^{2}\right) * \mathrm{E}^{(\mathrm{i}-1)}$;
/* compute $\mathrm{a}_{\mathrm{j}}$ 's for stage i */

$$
\mathrm{a}_{\mathrm{i}}{ }^{(\mathrm{i})} \leftarrow \mathrm{k}(\mathrm{i}) ;
$$

FOR $\mathrm{j} \leftarrow 1$ TO $\mathrm{i}-1$ DO

$$
a_{j}^{(i)} \leftarrow a_{j}^{(i-1)}-k(i) * a_{i-j}^{(i-1)} ;
$$

FOR $\mathrm{j} \leftarrow 1$ TO p DO
$a_{j} \leftarrow a_{j}^{(p)} ;$

Figure 4.2. Durbin's Algorithm to compute LPC coefficients $\mathrm{a}_{\mathrm{i}}$ from autocorrelation coefficients $\mathrm{R}(\mathrm{i}), 0 \leq \mathrm{i} \leq \mathrm{p}$.
frame pointer: The frame pointer points to the frame that is currently being considered as the first (or last) frame of the word.
frame after: If the frame pointer is at frame $n$, the frame after is frame $n+1$. back up: When the frame pointer is backed up, it moves from frame $n$ to $n-1$ to $\mathbf{n - 2}$, etc. until the criterion is met.
Rabiner's method works as follows:

1) The energy and zero crossings are measured for all frames in the utterance.
2) After the thresholds are set (to be discussed later), the frame pointer is used to find the first (or last) frame in the utterance by setting the frame pointer to the first frame to exceed the upper energy threshold.
3) Next the frame pointer is backed up to the frame after the first frame that does not exceed the lower energy threshold.
4) If three frames before this frame exceed the zero crossing rate threshold, the frame pointer is backed up until the frame after the first frame that does not exceed the zero crossing rate threshold.

After step 4, the frame pointer is pointing to the first frame of the utterance. The same procedure (and thresholds) are used to locate the ending point. Figure 4.3 is an example of how the thresholds are used to find the endpoints. The circled numbers represent the location of the frame pointer after the given step number.

The three thresholds are set by finding the mean $\left(\mu_{z c}\right)$ and standard deviation ( $\sigma_{z c}$ ) of the zero crossings for the first 10 frames. These frames are assumed to be silent (background noise only). The zero crossing threshold (ZC) is found by:

$$
\mathrm{ZC}=\operatorname{MIN}\left(\mathrm{FLXED}, \mu_{\mathrm{zc}}+2 \sigma_{z \mathrm{c}}\right)
$$

where FIXED is a fixed threshold. A typical value for FIXED is 25 crossings per 10 ms if the sampling rate is 10 KHz . The UE and LE thresholds are found by:

$$
\begin{aligned}
& \mathrm{LE}=\min (0.03 *(\mathrm{PEAK}-\mathrm{SILENT})+\text { SILENT }, 4 * \text { SILENT }) \\
& \mathrm{UE}=5 * \mathrm{LE}
\end{aligned}
$$



Figure 4.3. An example of how the zero crossings and energy thresholds are used to find the end-points of a word (from [RaSa75]).
where PEAK is the largest energy over all frames, and SILENT is the largest energy of the silent frames (silent frames are assumed to be the first 10 frames).

The double energy threshold is used so that mouth noises (breathing, lip smacking, etc.) that commonly occur before an utterance are not included as part of the utterance. These noises will tend to exceed the lower energy threshold, but not the upper energy threshold. The zero crossing rate is used to detect the beginnings of words starting with a fricative. The energy of a fricative is generally not enough to exceed the upper energy threshold, so the zero crossing rate is used to detect the high frequencies which are commonly present in fricatives. Lamel [LRRW81] states that the use of zero crossing rate is not effective in detecting words starting with a fricative for telephone quality recognition since telephone speech is band limited to 3200 Hz .

### 4.6. Time Warping

Dynamic time warping (DTW) is widely used in word and speech recognition to eliminate the effects of nonlinear time fluctuations in speech patterns. The function of DTW is to find the minimum time-normalized distance between two templates $A$ and $B$ where $A$ and $B$ are sequences of features vectors $\mathbf{a}_{\mathrm{i}}$ and $\mathfrak{b}_{\mathrm{j}}$ for $1 \leq \mathrm{i} \leq \mathrm{I}, \mathbf{1} \leq \mathrm{j} \leq \mathrm{J}$. Each $\mathbf{a}_{\mathrm{i}}$ and $\underline{b}_{\mathrm{j}}$ is a vector of features for a segment of speech. In the template matching system discussed here, the feature vector contains the p. LPC coefficients. It is generally easier to compare two templates of equal length with dynamic time warping, so linear time warping is used before dynamic time warping to normalize the length (i.e., the number of frames) of the templates. The following two sections describe the linear and dynamic time warping.

### 4.6.1 Linear Time Warping

The following linearly warps a template of speech of length $M$ to length $N$.

$$
\begin{equation*}
T(n)=(1-s) * R(m)+s * R(m+1), \quad n=1, \ldots, N \tag{4.6}
\end{equation*}
$$

where $R(m)$ for $1 \leq m \leq M$ are the $M$ frames of the input templates, and $T(n)$ for $1 \leq \mathrm{n} \leq \mathrm{N}$ are the N frames of the output template and:

$$
\begin{aligned}
& m=\left[(j-1) \frac{(M-1)}{(N-1)}+1\right] \\
& s=(n-1) \frac{(M-1)}{(N-1)}+1-m
\end{aligned}
$$

where $\lfloor x\rfloor$ is the greatest integer less than or equal to $x$. For a time signal, the simple linear interpolation used in equation (4.6) is adequate as long as $M$ and N do not differ greatly [Myer80]. Words are typically 40 frames long, so $\mathrm{N}=$ 40.

### 4.6.2 Dynamic Time Warping

Following the linear time warp is a dynamic time warp. This is done, as shown in Figure 4.4 , by finding a path connecting $(1,1)$ to $(I, J)$ such that the accumulated distance is a minimum. Figure 4.5 is an example of how an input signal is warped to match a reference signal. The accumulated distance is a weighted sum of the local distances $d(i, j)$ between the feature vectors $\mathbf{a}_{i}$ and $b_{j}$. An exhaustive search of all possible paths is computationally infeasible, so dynamic programming (DP) theory is used to reduce the number of paths searched. DP theory states that if the point $(i, j)$ is on the optimum path, then the path from ( 1,1 ) to ( $\mathrm{i}, \mathrm{j}$ ) is locally optimum. One method to find the accumulated distance, $g(i, j)$, restricts the possible paths leading to a given point to those shown in Figure 4.6. Using these restrictions*, $g(i, j)$ is recursively defined as,

[^3]

Figure 4.4. Dynamic time warping paths.


Figure 4.5. An example of time warping (from [Myer80]).


Figure 4.6. Possible paths to a point.

$$
\begin{aligned}
& g(i, j)=d(i, j)+\min \left[\begin{array}{l}
g(i-1, j-2)+2 d(i, j-1) \\
g(i-2, j-1)+2 d(i-1, j)
\end{array}\right] \\
& g(1,1)=2 d(1,1)
\end{aligned}
$$

Once $g(I, J)$ is found, the normalized distance $D(A, B)$ can be found by dividing $\mathrm{g}(\mathrm{I}, \mathrm{J})$ by $\mathrm{I}+\mathrm{J}$.

Two methods that can be used to reduce the computation time are an adjustment window and pruning. The adjustment window[ SaCh 71$]$, $r$, reduces the number of local distance calculations by restricting the domain of the time warp to those $g(i, j)$ for which $|i-j| \leq r$, as shown by the two diagonal lines in Figure 4.7. Pruning compares the $g(i, j)$ values at each point in the time warp to a threshold, and if the threshold is exceeded, the DTW is stopped and DTW on the next reference template is started. This reduces the DTW time by aborting comparisons that will definitely not yield the minimum distance.

The steps needed to compute one $g(i, j)$ are:

1) computing the local distance $\mathrm{d}(\mathrm{i}, \mathrm{j})$;
2) the two multiplications and four additions in equation (4.7); and
3) two comparisons to find the minimum of three values.

These three steps are defined as one loop and will be used as a basis to compare the time complexities of different dynamic time warping algorithms. The serial algorithm in Figure 4.8 must execute one loop for every (i,j) pair in Figure 4.4. Using no adjustment window, the total time is $I^{2}$ loops*. However, if the adjustment window is used, the number of loops is $I^{2}-2 \sum_{i=1}^{I-r} i=2 I r-I-r^{2}+r$.

[^4]

Figure 4.7. Adjustment window of width $r$.

Serial program for dynamic time warping.
I number of test vectors
J number of refence vectors
r adjustment window
known[x][i] contains coefficient $i$ of
vector x of the known utterance.
unknown[y][i]
$d[x] \mid y]$
$g|x|[y]$
contains coefficient $i$ of
vector $y$ of the unknown utterance.
contains the local distance between
the x known vector and the y unknown vector.
contains the accumulated distance up to
the x known vector and the y unknown vector.

## */

Line Time in $\mu \mathrm{s}$


Figure 4.8. Serial DTW program. Execution times assume an 8 MHz MC68000. (See Section 7.6)


Figure 4.8. (Continued)

### 4.7. Summary

This section has described an isolated word recognition system that uses template matching. This system was chosen to be implemented on an SIMD machine and VLSI processor array for the following reasons:

1) It has speaker independent accuracies as high as $98.2 \%$ [RLRW79].
2) It and systems like it have appeared many time in the literature, therefore there is interest in such a system.
3) The system currently cannot run in real time on a serial processor.

As the vocabulary size increases, this system will take more time to do the pattern matching. If a vocabulary of 1,000 words is used, a conventional processor cannot compare the input templates to all the test templates in real time. The following chapters present algorithms for SIMD machine and VLSI processor arrays to do each step in the recognition system. When the SIMD and VLSI processor array speech algorithms are combined into one system, (either as all SIMD or all VLSI processor array) it should be able to run in real time with a large vocabulary. If so, this system will meet three of the four criteria given in Section 1 ; namely, real time response, large vocabulary, and speaker independent. The only criterion not met will be continuous speech recognition, which is a topic of future research.

## 5. SURVEY OF PARALLEL SPEECH PROCESSING ALGORITHMS

The following is a survey of some of the highly parallel speech processing algorithms in the literature. The algorithms examined are those needed for the recognition systems considered here. The major topics are LPC coding (including autocorrelation algorithms), dynamic time warping, and digital filtering. Each section presents an algorithm and then discusses the machine requirements and speed up obtained by the algorithm.

### 5.1. Autocorrelation

Autocorrelation has many uses in speech processing. The template matching recognition system often uses it as an intermediate step to finding LPC coefficients (See Section 4.4). The short term autocorrelation function, R, is defined as:

$$
R(i)=\sum_{m=0}^{M-i-1} s(m) s(m+i) \quad 0 \leq i \leq p
$$

Three methods to find the autocorrelation coefficients are discussed here. The first method (AUTO1) uses M PEs to multiply the M-i-1 $\mathrm{s}(\mathrm{m}) \mathrm{s}(\mathrm{m}+\mathrm{i})$ terms in parallel. The second method (AUTO2) uses M PEs to compute $R(i)$ for $0 \leq \mathrm{i}<\mathrm{M}$ using two FFTs. The third method (AUTO3) uses $\mathrm{p}+1$ PEs to sum the terms in each $R(i)$ in parallel.

### 5.1.1. Autocorrelation Using M PEs - AUTOI

Siegel [Si80a] gives a SIMD algorithm to compute the autocorrelation coefficients $\mathrm{R}(\mathrm{i}), 0 \leq \mathrm{i} \leq \mathrm{p}$ for an M-point signal $\mathrm{s}(\mathrm{m}), 0 \leq \mathrm{m}<\mathrm{M}$. Her algorithm, listed in Figure 5.1, is referred to here as AUTO1. It uses N PEs where $2^{\mathrm{n}-1}<\mathrm{M} \leq 2^{\mathrm{n}}=\mathrm{N}$. The signal $\mathrm{s}(\mathrm{m})$ is initially distributed among the PEs so that $s(j)$ is stored in variable $s$ in $P E j$ for $0 \leq j<M$, and 0 is stored in variable s in PE j for $\mathrm{M} \leq \mathrm{j}<\mathrm{N}$. Each element $R(\mathrm{i})$ is computed simultaneously by transferring $s(m+i)$ in $P E m+i$ to $P E m$, and then computing $s(m) s(m+i)$ in PE m for $0 \leq \mathrm{m}<\mathrm{M}-\mathrm{i}$. These products are summed up using a recursive doubling technique (see Section 2.6). Figure 5.2 shows the pattern of data transfers used to compute the product terms. Figure 5.3 shows the data transfers used in recursive doubling with a Cube transfer function. Using the Cube transfer function allows the sum of the products to appear in the first $L$ PEs, i.e., on completion of the algorithm PEs 0 through $L$ will contain $R(i)$, $0 \leq \mathrm{i} \leq \mathrm{p}$. This is done so that the data is in place for the LPC algorithm which follows autocorrelation. The LPC algorithm needs $\mathrm{R}(\mathrm{i}), 0 \leq \mathrm{i} \leq \mathrm{p}$ to be stored in PE $\mathrm{i}, 0 \leq \mathrm{i}<\mathrm{p}$.

Assume that $\mathrm{M}-\mathrm{p} \leq \mathrm{L}$ and M is a power of two, then the total number of parallel multiplications performed in the algorithm is $p+1$. For each $R(i)$, the recursive doubling requires at most $\lceil\log M \mid$ parallel additions, so the total number of addition steps is $(p+1)\lceil\log M \mid$. The number of Shift $-\mathbf{1}$ transfers performed is $p$, and the number of Cube transfer functions is at most $(p+1)\lceil\log M\rceil$. The total number of transfer steps is at most $p+(p+1)\lceil\log M\rceil$. The asymptotic complexity is reduced from $O(\mathrm{Mp})$ for the serial algorithm to $O(p \log M)$ for the SIMD algorithm.

### 5.1.2. Autocorrelation Using Two FFTs - AUTO2

Another parallel method to find the autocorrelation coefficients presented by Siegel $[\mathrm{Si} 80 \mathrm{a}]$ is to take the fast Fourier transform (FFT) of the magnitude squared of the FFT of the signal $\mathrm{s}(\mathrm{m})$ padded with zeros to a length of 2 M . This method, referred to as AUTO2 is not practical on a serial machine, especially when only small number of coefficients are needed, since it requires so much computation time. However, on a parallel machine, certain values of M and p make this method practical.


Figure 5.1. Algorithm for autocorrelation using N PEs. The execution times assume an 8 MHz MC68000. (See Section 7.3.)


Figure 5.2. Data transfers to move $s(m+i)$ to $P E m$ to compute $s(m) * s(m+i)$ terms for $\mathrm{R}(\mathrm{i}), 0<\mathrm{i} \leq \mathrm{p}$. shown for $\mathrm{N}=\mathrm{M}=8, \mathrm{p}=3$.


Figure 5.3. Performing sum of elements in N PEs using recursive doubling for $\mathrm{N}=8$.

Siegel et al. [Si81,SMS79,MSS80], present an algorithm to compute the FFT using the decimation-in-frequency approach on an SIMD machine. This algorithm uses M PEs to compute the FFT of a 2 M point signal where PE i initially contains $\mathrm{s}(\mathrm{i})$ and $\mathrm{s}(\mathrm{i}+\mathrm{M}), 0 \leq \mathrm{i}<\mathrm{M}$. Using this SIMD algorithm, each 2 M -point DFT, M a power of 2 , is computed in M PEs at a cost of log $M+1$ parallel complex multiplications, $2(\log M+1)$ parallel complex additions, and log M parallel data transfers. Finding the magnitude squared of each of the 2 M -points that are distributed over M PEs requires 2 complex additions and 2 complex multiplications. After the second FFT, $p+1$ broadcasts are needed to move the R(i)'s from the M PEs so that all R(i)'s appear in each of the first L PEs. Table 5.1 is a summary comparing the two methods.

### 5.1.3. Autocorrelation Using p+1 PEs - AUTO3

Ashajayanthi [ASV79] also presents an algorithm to find autocorrelation coefficients. It is rewritten in Flock Algol and is listed in Figure 5.4 and referred to as AUTO3. AUTO3 uses $p+1$ PEs and the signal $s(m)$, $0 \leq \mathrm{m}<\mathrm{M}$, is stored in PE 0 (or PE 0 reads $\mathrm{s}(\mathrm{m})$ from some input device). Lines 1-10 input each new $s(m)$ and shift it from PE i to PE i+1 until PE i contains $\mathrm{s}(\mathrm{p}-\mathrm{i})$ for $0 \leq \mathrm{i} \leq \mathrm{p}$. Figure 5.5 a shows the data allocation after line 14 for $p=3$ and $M=4$. Lines $17-19$ broadcast $Q$ from PE $p$ which is the oldest of the $p+1$ stored samples to all other PEs. Each PE multiplies this value times its current $Q$ value and adds it to its own variable sum. Then lines 19-21 read in a new $s(m)$ and shift the old samples from PE i to PE $i+1$ as shown in Figure 5.5b. After M loops, R (i) will be in $\mathrm{PE} \mathrm{p}-\mathrm{i}, 0 \leq \mathrm{i} \leq \mathrm{p}$. Lines $24-26$ use $p+1$ broadcasts to send all $R(i)$ values to all PEs. The computation times listed in Table 5.1 do not count lines $\mathbf{1 - 1 4}$ since the other SIMD algorithms all assumed the data was already in each PE.

Table 5.2 shows the time complexity for each method with $\mathrm{M}=128$ and $p=8$. There is no clear best method. If $p$ is small compared to $M$, straight computation with M PEs (AUTO1) will require the least time. If $p$ is close to M in value, FFT (AUTO2) is the fastest approach.

Table 5.1. Summary of the methods to compute autocorrelation coefficients.

|  | PEs | additions | multiplications | transfers | broadcasts |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Serial | 1 | $M(p+1)-p(p+1) / 2$ | $M(p+1)-p(p+1) / 2$ |  |  |
| AUTO1 | $M$ | $(p+1) \log M$ | $p+1$ | $p+(p+1) \log M$ |  |
| AUTO2 | $M$ | $4 \log M+6$ | $2 \log M+4$ | $2 \log M$ | $p+1$ |
| AUTO3 | $p+1$ | $($ complex $)$ | $($ complex $)$ |  |  |

```
/*
    sum: sum of all coefficients in each PE.
    p : address of last PE.
    Q : register used to hold values being shifted between PEs.
    R(i): autocorrelation coefficients. (output)
    s(i) : input signal, enters in PE 0.
*/
```

```
sum \(\leftarrow 0 \quad \mid *\) Initialize autocorrelation functions sum to \(0 * /\)
```

sum $\leftarrow 0 \quad \mid *$ Initialize autocorrelation functions sum to $0 * /$
USE Shift +1
USE Shift +1
FOR $\mathrm{i} \leftarrow 0$ TO p-1 DO
FOR $\mathrm{i} \leftarrow 0$ TO p-1 DO
WHERE ADDR $=0$ DO $\quad / *$ Shift in first $p+1$ samples into */
WHERE ADDR $=0$ DO $\quad / *$ Shift in first $p+1$ samples into */
DTRin $\leftarrow \mathrm{s}(\mathrm{i}) \quad / *$ PEs 0 through $p * /$
DTRin $\leftarrow \mathrm{s}(\mathrm{i}) \quad / *$ PEs 0 through $p * /$
ELSEWHERE
ELSEWHERE
DTRin $\leftarrow \mathrm{Q}$
DTRin $\leftarrow \mathrm{Q}$
ENDWHERE
ENDWHERE
TRANSFER
TRANSFER
$Q \leftarrow$ DTRout
$Q \leftarrow$ DTRout
WHERE ADDR $=0$ DO /* Shift in new input sample */
WHERE ADDR $=0$ DO /* Shift in new input sample */
$Q \leftarrow s(p)$
$Q \leftarrow s(p)$
ENDWHERE
ENDWHERE
FOR $\mathrm{i} \leftarrow \mathrm{p}$ TO M-1 DO $\quad$ * Broadcast Q from PE p to all PEs */
FOR $\mathrm{i} \leftarrow \mathrm{p}$ TO M-1 DO $\quad$ * Broadcast Q from PE p to all PEs */
BROADCAST Q FROM PE p
BROADCAST Q FROM PE p
sum ↔ sum + Q * DTRout /* Muliply Q times value from PE p */
sum ↔ sum + Q * DTRout /* Muliply Q times value from PE p */
TRANSFER Q
TRANSFER Q
WHERE ADDR $=0 \mathrm{DO} \quad$ /* Input new sample into PE 0 */
WHERE ADDR $=0 \mathrm{DO} \quad$ /* Input new sample into PE 0 */
$Q \leftarrow s(i)$
$Q \leftarrow s(i)$
ENDWHERE
ENDWHERE
FOR $\mathrm{i}-0$ TO p DO. $\quad / *$ Store all coefficients in all PEs */
FOR $\mathrm{i}-0$ TO p DO. $\quad / *$ Store all coefficients in all PEs */
BROADCAST sum FROM PE i
BROADCAST sum FROM PE i
$R(i)-$ DTRout

```
    \(R(i)-\) DTRout
```

Figure 5.4. SIMD algorithm (AUTO3) to compute autocorrelation coefficients $R(i), 0 \leq i \leq p$, for an M-point signal, using $p+1$ PEs.


Figure 5.5. Contents of variable $P$ in each $P E$ at the start of line 16 for $p=3$,
$M=5$.

Table 5.2. Time complexities for computing autocorrelation coefficients for $\mathrm{M}=128$ and $\mathrm{p}=8$.

|  | PEs | additions | multiplications | transfers | broadcasts |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Serial | 1 | 1116 | 1116 |  |  |
| AUTO1 | M | 54 | 9 | 62 |  |
| AUTO2 | M | 30 (complex) | 16 (complex) | 12 | 9 |
| AUTO3 | $\mathrm{p}+1$ | 128 | 128 | 128 | 137 |

### 5.2. Linear Prediction of Speech

Linear prediction is a popular method used in speech recognition and speech compression. Parallel algorithms for both coding speech into linear prediction coefficients and reconstructing speech from LPC coefficients are presented in the literature. The following sections discuss parallel algorithms for computing LPC coefficients using both autocorrelation and covariance methods. It also discusses a parallel algorithm for synthesis using LPC coefficients.

### 5.2.1. Parallel LPC Using the Autocorrelation Method

Siegel [Si80a,Si80b,Si81] presents an SIMD algorithm for linear predictive coding using Durbin's method [Makh75,RaSc78]. The serial algorithm is in Figure 4.2. The SIMD algorithm achieves its speedup over the serial algorithm by computing the $k(i)$ 's in line 6 in parallel and the $a_{j}$ 's in line 11 in parallel.

The SIMD algorithm uses P PEs to solve the p pole linear predictor, where $2^{m-1}<p \leq 2^{m}=P$. Initially, each $P E$ contains all $R(i)$ 's for $0 \leq i \leq p$. After stage i in the iteration, the predictor coefficient, $a_{j}{ }^{(i)}$, is in the variable a of PE $\mathbf{j} \bmod \mathrm{N}$, for $1 \leq \mathrm{j} \leq \mathrm{i}$ (i.e., if $\mathrm{p}<\mathrm{N}, \mathrm{PE} \mathrm{j}$ will contains $\mathrm{a}_{\mathrm{j}}$ for $1 \leq \mathrm{j} \leq \mathrm{p}$; if $\mathrm{p}=\mathrm{N}, \mathrm{PE} \mathrm{j}$ will contain $\mathrm{a}_{\mathrm{j}}$ for $1 \leq \mathrm{j} \leq \mathrm{p}$, and PE 0 will contain $a_{p}$ ). At the completion of the algorithm, logical PE $j$ will contain $a_{j}$ for $1 \leq \mathrm{j} \leq \mathrm{p}$.

The two parts of Durbin's method are:

1) computation of the $k(i)$ 's from the $R(i)$ 's and,
2) the iterative computation of the predictor coefficients ( $a_{j}(i)$ 's) for an order $i$
predictor from the $k(i)$ 's and the predictor coefficients from the previous iteration.

The SIMD computation of the $k(i)$ 's uses recursive doubling. For each iteration $i$, the $a_{j}^{(i)}$ 's are computed by transferring data so that $a_{j}^{(i-1)}$ and $a_{i-j}^{(i-1)}$ are in the same PE, and then executing the operations of line 11 in the serial algorithm in parallel for all values of $\mathrm{j}, 0 \leq \mathrm{j} \leq \mathrm{i}$. Figure 5.6 shows the transfers needed for a 4 -th order predictor computed in 4 PEs. No transfers are needed for $i=1$ and $i=2$. Stage $i$ of Durbin's algorithm requires pairing elements $a_{j}^{(i-1)}$ and $a_{i-j}^{(i-1)}$, for $1 \leq j<i$, which is done with the $\operatorname{Perm}_{i}$

| LADDR \# | $i=3$ | $i=4$ |
| :---: | :---: | :---: |
| 1 | ${ }^{a_{1}} \not$ a $^{a_{2}}$ | $a_{1}$ |
| 2 | $a_{2}$ | $a_{1}$ |
| 3 | $a_{3}-a_{3}$ | $a_{2}$ |
| 4 |  | $a_{4}-a_{a_{1}}$ |
| 4 |  |  |

Figure 5.6. Data transfers for computation of $a_{j}$ 's for $p=4$ in four PEs.
interconnection function. See Section 2.4.2 for more details on the Perm function.

The serial algorithm requires $\mathrm{p}^{2}+\mathrm{p}$ additions and multiplications, and p divisions to compute the $\mathrm{a}_{\mathrm{j}}$ 's. Siegel's algorithm, shown in Figure 5.7, requires p multiplication steps to compute the k's (lines 4-7), and ( $p+1$ ) $\log N$ additions and ( $\mathrm{p}+1$ ) log N data transfers (lines 11-15). Computing E (in lines 17-18) requires $2 p$ multiplications and additions, and $p$ divisions. Computing the $a_{j}$ 's requires $p-1$ multiplications and divisions with $p-1$ data transfers. Table 5.3 summarizes these results. The parallel algorithm reduces the asymptotic time complexity from $O\left(p^{2}\right)$ to $O(p \log N)$.

### 5.2.2. Parallel LPC Coding Using the Covariance Method

The covariance method [ RaSc 78 ] is another method used to find the LPC coefficients of a speech waveform. This method involves solving:

$$
\sum_{k=1}^{p} a_{k} \phi(i, k)=\phi(i, 0) \quad 1 \leq i \leq p
$$

where $a_{k}, 1 \leq k \leq p$, are the LPC coefficients and the covariance matrix, $\phi(i, k)$, is defined as:

$$
\begin{equation*}
\phi(i, k)=\sum_{m=-k}^{M-k-1} s(m) s(m+k-i) \quad 1 \leq i \leq p, 0 \leq k \leq p \tag{5.3}
\end{equation*}
$$

This equation looks something like equation (4.1) which was used for the autocorrelation method, but the samples $s(m),-\mathrm{p} \leq \mathrm{m}<\mathrm{M}$, are used where equation (4.1) used only $s(m), 0 \leq m<M$. Equation (5.3) can be written as:

$$
\overrightarrow{\mathrm{Ka}}=\overrightarrow{\mathrm{R}}
$$

where $\vec{R}$ and $\vec{a}$ are $p$ element vectors of elements $\phi(i, 0)$ and a(i) respectively for $1 \leq \mathrm{i} \leq \mathrm{p}$ and K is a p by p matrix with $\mathrm{K}=\phi(\mathrm{i}, \mathrm{k}), 1 \leq \mathrm{i}, \mathrm{k} \leq \mathrm{p}$. This is the same as the autocorrelation analysis equation (4.1) except $K$ is symmetric, and not Toeplitz. Durbin's method cannot be used to solve for $a$; instead the Cholesky decomposition [RaSc78] can be used.

Siegel et al. [Si80b], presents a parallel SIMD algorithm to compute the covariance coefficients. This algorithm uses $M P E s$ and requires $p+1$

|  |  | LADDR: logical address of PE (e.g. LADDR $=\mathbf{i}+1$ in PE i) <br> a: <br> LPC coefficients (output) <br> k: prediction error <br> R() <br>  temporary variable |
| :---: | :---: | :---: |
|  | */ |  |
| Line | Time in $\mu \mathrm{s}$ |  |
| 1 | 2.5 | $\mathrm{E} \leftarrow \mathrm{R}(0)$ |
| 2 | 0.5 | $\mathrm{a} \leftarrow 0$ |
| 3 | 5.4 | FOR i $\leftarrow 1$ TOpDO $\quad \quad / *$ Compute $k(i) * /$ |
| 4 | 0.75 | $k-0$ |
| 5 | 6.5 | WHERE LADDR < i DO |
| 6 | 12.75 | $\mathbf{k} \leftarrow \mathbf{a} * \mathrm{R}(\mathrm{i}-\mathrm{LADDR})$ |
| 7 | 2 | ENDWHERE |
| 8 |  |  |
| 9 |  | /* Sum k's in all PEs so all PEs have E */ |
| 10 |  |  |
| 11 | 2.75 | FOR $\mathrm{j} \leftarrow 0$ TO $\log \mathrm{N}-1$ DO |
| 12 | 3 | USE Cube(j) |
| 13 | 0 | DTRin $-k$ |
| 14 | 17 | TRANSFER |
| 15 | 0.75 | $\mathbf{k}-\mathrm{k}+$ DTRout |
| 16 |  |  |
| 17 | 28 | $k \leftarrow[R(i)-k] / E$ |
| 18 | 31.25 | $E+\left(1-k^{2}\right) * E$ |
| 19 |  |  |
| 20 |  | /* Compute $\mathrm{a}_{j}$ 's for stage i $\mathrm{*} /$ |
| 22 | 3 | USE Permm ${ }_{\text {LADDR }}(\mathbf{i})$ |
| 22 | 8.5 | WHERE LADDR $=\mathrm{i}$ DO |
| 23 |  | $a \leftarrow k \quad / * a_{1}^{(i)} \leftarrow k(i) \quad * /$ |
| 24 | 2 | ELSEWHERE |
| 25 | 6.5 | WHERE LADDR < i DO |
| 26 | 1.5 | DTRin + a |
| 27 | 4.5 | TRANSFER |
| 28 | 14.75 | $\mathrm{a} \leftarrow \mathrm{a}-\mathrm{k} *$ DTRout |
| 29 | 2 | ENDWHERE |
| 30 | 2 | ENDWHERE |

Figure 5.7. SIMD algorithm using Durbin's method to solve for p predictor coefficients using p PEs. Executions times are based on an 8 MHz MC68000. (See Section 7.4.)

Table 5.3. Summary of parallel and serial LPC analysis algorithms.

|  |  | Additions | Multiplications | Divisions | Data Transfers |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Serial | $k ' s$ | $p(p+1) / 2$ | $p(p+1) / 2$ |  |  |
|  | $E$ | $p$ | $p$ | $p$ |  |
|  | $a_{j} s$ | $p(p-1) / 2$ | $p(p-1) / 2$ |  |  |
|  | Total | $p^{2}+p$ | $p^{2}+p$ | $p$ |  |
| Parallel | $k^{\prime} s$ | $(p+1) \log N$ | $p$ |  | $(p+1) \log N$ |
|  | $E$ | $2 p$ | $2 p$ | $p$ |  |
|  | $a_{j}^{\prime} s$ | $p-1$ | $p-1$ |  | $p^{\prime}-2$ |
|  | Total | $(p+1) \log N$ | $4 p-1$ | $p$ | $(p+1) \log N+p-1$ |

multiplications, $(p+1)(\log M+1)$ additions, and $\log M(p+1)+3 p+1$ transfers. A serial covariance algorithm requires $\mathrm{Mp}+\mathrm{p}^{2}-\mathrm{p}$ additions and multiplications. The parallel algorithm has reduced the time complexity from $\mathrm{O}(\mathrm{pM})$ to $\mathrm{O}(\mathrm{p} \log$ M).

Safranek [Saf82] presents a parallel SIMD algorithm to solve equation (5.3) for $a$. This algorithm uses $p$ PEs and consists of three parts: decompose, transpose, and solve. The decomposition part assumes $\phi(\mathrm{i}, \mathrm{k}), 1 \leq \mathrm{i}, \mathrm{k} \leq \mathrm{p}$ will be stored in $\phi[\mathrm{j}]$ in PE i. Table 5.4 shows the computation requirements for the decomposition. The decomposition results in a matrix which must be transposed. The transposition requires $p+1$ additions, and $p$ transfers. Following the transposition, the predictor coefficients are then computed. Table 5.4 shows the operations used for solving for the predictor coefficients. Table 5.4 also shows the number of operations used by a serial algorithm for each of the three parts of the Cholesky decomposition. The time complexity of the serial algorithm is $O\left(p^{3}\right)$. The parallel algorithm, on the other hand, uses p PEs and has a time complexity of $O\left(p^{2}\right)$. Thus this method provides an ideal asymptotic speed up.

### 5.3. Digital Filtering

Digital filtering is frequently used in speech and signal processing. The following discusses four parallel algorithms for recursive digital filtering. The basic operations in recursive filters are the computation of the sum of product terms, with output $y_{m}$ given by:

$$
\begin{equation*}
y_{m}=\sum_{k=1}^{p} a_{k} y_{m-k} \tag{5.5}
\end{equation*}
$$

where p is the order of the filter and $\mathrm{a}_{\mathrm{k}}, 1 \leq \mathrm{k} \leq \mathrm{p}$, are the filter coefficients and $y_{i}=0$ for $i<0$. All four parallel algorithms solve equation (5.5) by breaking it down into the following recurrence relations.

$$
\begin{align*}
& y_{m}^{(0)}=0  \tag{5.6a}\\
& y_{m}^{(k+1)}=y_{m}^{(k)}+a_{n} y_{m-n} \quad 0 \leq k \leq p-1, n=p-k \tag{5.6b}
\end{align*}
$$

Table 5.4. Operations needed for Choleksy decomposition.

|  | Decomposition |  | Transpose |  | Solve |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Parallel | Serial | Parallel | Serial | Parallel | Serial |
| Add/Sub. | $2 \mathrm{p}(\mathrm{p}+1)$ | $2 \mathrm{p}^{2}(\mathrm{p}+1)$ | $\mathrm{p}+1$ | 0 | 4 p | $4 \mathrm{p}^{2}$ |
| Multiply | $\mathrm{p}(\mathrm{p}+1)$ | $\mathrm{p}^{2}(\mathrm{p}+1)$ | 0 | 0 | 2 p | $2 \mathrm{p}^{2}$ |
| Divide | $\mathbf{p}^{2}+1$ | $\mathbf{p}^{3}+1$ | 0 | 0 | $\mathrm{p}+1$ | $\mathrm{p}^{2}+1$ |
| Transfer | $\mathrm{p}(\mathrm{p}+1)$ | 0 | p | 0 | $\mathrm{p}+2$ | 0 |

$$
\begin{equation*}
y_{m}=y_{m}^{(p)} \tag{5.6c}
\end{equation*}
$$

Kung's method (FIL1) is for a VLSI processor array, while Kogge's (FIL2) and Kuck's (FIL3, FIL4) methods are for SIMD machines.

### 5.3.1. Recursive Filtering for the VLSI Processor Array (FILI)

Kung [KuLe,Kung80] has given systolic arrays to do both recursive and non-recursive filtering and has shown that these arrays are useful for both types of digital filtering. (In digital signal processing terminology, "recursive" filter typically refers to any filter that includes a recursive dependence of the output on previous outputs. A non-recursive filter is a filter whose output does not depend on previous outputs.) The non-recursive array was given as an example of a VLSI array in Section 3. The following is a description of a VLSI array to do recursive filtering.

Kung's recursive filter algorithm computes $y_{m}$ by using one cell for each of the $p$ recurrence equations of equation ( 5.6 b ). Figure 5.8 shows the linear array of $p+1$ cells used to perform the computations. Each PE is the same as in the non-recursive filter algorithm, except that PE $p$ is a dummy $P E$ that reads the $R_{y}$ data from PE $p-1$ and routes this same data to $R_{x}$ in PE $p-1$. Figure 5.9 shows the data flow for the array in Figure 5.8.

Each cycle of the array consists of multiplying $R_{y}$ times $R_{a}$ and adding the product to $R_{x}$. This array can produce one $y_{m}$ every two cycles for a total of 2 M cycles to produce all $\mathrm{y}_{\mathrm{m}}$ 's for $\mathrm{p}<\mathrm{m}<\mathrm{M}$.

### 5.3.2. SIMD Digital Recurrence Filter - Kogge (FIL2)

Kogge and Stone [KoSt73] have formulated an SIMD method for solving recurrence relations using recursive doubling. In this approach, the computation of M terms of equation (5.5) are found by rewriting the p equations of (5.6b) as:

$$
Y_{i}=A Y_{i-1}
$$

where


Figure 5.8. Systolic array to compute recursive filter for $\mathbf{p}=2$.


Figure 5.9. Data flow for array in Figure 5.8.

$$
Y_{i}=\left(\begin{array}{c}
y_{i-1} \\
\cdot \\
\cdot \\
. \\
y_{i-m}
\end{array}\right) \quad A=\left[\begin{array}{ccccc}
a_{1} & a_{2} & \cdots & & a_{p} \\
1 & 0 & \cdots & . & 0 \\
0 & 1 & \cdot & \cdot & 0 \\
. & \cdots & \cdot & 0 & \\
0 & \cdot & 0 & 0 & 1
\end{array}\right]
$$

Therefore, $A$ is a p by p matrix, and $Y$ is a $p$ by 1 vector. This approach uses $\mathrm{M} / \mathrm{p}$ PEs and requires an initialization process plus $[\log (\mathrm{M} / \mathrm{p})]$ steps. Each step, however, consists of multiplication of a $p$ by $p$ matrix by a $p$ by 1 matrix and the transfer of the resulting $p$ by $p$ matrix to a different PE. This method is efficient when $p$ is small and when $M / p$ PEs are available.

### 5.3.3. SIMD Digital Recurrence Filter - Kuck

### 5.3.3.1. Column Sweep Method (FIL3)

Kuck [Kuck77] presents two algorithms to solve equation (5.5). The first is the column sweep method. It requires $\mathrm{M}-1 \mathrm{PEs}$, one for each $\mathrm{y}_{\mathrm{i}}, 1 \leq \mathrm{i} \leq \mathrm{M}-1$ that is to be computed. Initially, $\mathrm{y}_{0}$ is known. In step $1, \mathrm{y}_{0}$ is broadcast to all PEs. Each PE multiplies $y_{0}$ by the correct $a_{k}$ and adds it to SUM. SUM is a variable in each PE which contains the intermediate $y_{m}^{(k)}$ terms from equation ( 5.6 b ) and $\mathrm{a}_{\mathrm{k}}, 0 \leq \mathrm{k} \leq \mathrm{p}$, are the filter coefficients which have been precomputed and stored in each PE. After step 1, SUM in PE 0 contains $y_{1}$. Then $y_{1}$ is broadcast and the same is done for $y_{1}$ as was done with $y_{0}$. This continues until $y_{m}$ is found. This method requires M-1 steps. Each step consists of an addition, a multiplication, and a broadcast. This method is efficient when $\mathrm{p} \simeq \mathrm{M}$ and M PEs are available.

### 5.3.3.2. Product-Form Recurrence Method (FIL4)

Kuck's second method [Kuck77] to solve equation (5.5) is the fastest method known for computing recurrences. The method requires at most $(2+\log p) \log M-\frac{1}{2}\left(\log ^{2} p+\log p\right)$ steps. Each step consists of an addition
and multiplication. The number of PEs used is at most $\mathrm{p}^{2} \mathrm{M} / 2+\mathrm{O}(\mathrm{pM})$ for $\mathrm{p} \ll \mathrm{M}$. For large p , the number of PEs used is quite large. The following section compares the four parallel recursive filtering algorithms.

### 5.3.4. Summary of Parallel Recursive Filtering Algorithms

Table 5.5 is a summary of the four algorithms. Consider the problem of a signal with $\mathrm{M}=128$ samples and a $\mathrm{p}=16$ pole filter. Table 5.6 shows how many PEs (cells) and steps are needed by each algorithm. FL3 and FLL4 are designed for recurrences where $\mathrm{p} \simeq \mathrm{M}$. For digital filtering, $\mathrm{p} \ll \mathrm{M}$, which makes FIL3 and FIL4 impractical for filtering applications. The number of PEs per steps required by FIL4 are both upper bounds, therefore these numbers could be much smaller. FLL2 uses the least number of PEs and steps, but each step requires a 16 by 16 matrix multiply, and a 16 by 16 matrix transfer. The matrix multiplication alone uses 256 scalar multiplications and 240 scalar additions. Therefore, FIL2 may be the slowest of the four.

FIL1 is the only algorithm whose number of PEs does not depend on M. It is also the only algorithm that can filter an arbitrary length signal. This is a desirable property for real time processing.

### 5.4. Dynamic Time Warping

As discussed in Section 4.6.2, dynamic time warping (DTW) is a common but time consuming method used in speech recognition. Its purpose is to compare each known utterance in the vocabulary to the unknown input utterance. The result of each comparison is a distance score, the lower the score, the better the match. Myers et al. [Myer80], reports that dynamic time warping uses from 50 to $90 \%$ of the computation time in word recognition on a serial computer. About $80 \%$ of the dynamic time warp calculation time is spent computing the local distances between feature vectors. This makes dynamic time warping a prime target when trying to reduce the total recognition time. One system mentioned in the literature to do dynamic time warping on a

Table 5.5. Summary of parallel recursive filtering algorithms.

|  | $\begin{gathered} \text { PEs } \\ \text { (cells) } \end{gathered}$ | Operations Per Cycle | Cycles to Compute $y_{m}, \mathrm{p}<\mathrm{m}<\mathrm{M}$ |
| :---: | :---: | :---: | :---: |
| FIL 1 | p+1 | 1 scalar add 1 scalar mult 2 shifts | 2M |
| FIL2 | M/p | 1 p by p matrix mult. <br> 1 p by p matrix transfer | $\begin{aligned} & \mid \log _{2}(\mathrm{M} / \mathrm{p}) \\ & + \text { overhead } \end{aligned}$ |
| FIL3 | M-1 | 1 scalar add 1 scalar mult 1 broadcast | M-1 |
| FIL 4 | $\begin{gathered} \leq \mathrm{p}^{2} \mathrm{M} / 2+\mathrm{O}(\mathrm{pM}) \\ \mathrm{p} \ll \mathrm{M} \end{gathered}$ | 1 scalar add 1 scalar mult | $\begin{gathered} \leq(2+\log p) \log M^{-} \\ \left(\log ^{2} p+\log p\right) / 2 \end{gathered}$ |

Table 5.6. PEs and cycles needed to filter a $M=128$ sample signal with a $p=8$ pole recursive filter.

|  | $\begin{aligned} & \text { PEs } \\ & \text { (cells) } \end{aligned}$ | Operations Per Cycle | Cycles to Compute $\mathbf{y}_{\mathrm{m},} \mathrm{p}<\mathrm{m}<\mathrm{M}$ |
| :---: | :---: | :---: | :---: |
| FIL 1 | 17 | 1 scalar add 1 scalar mult 2 shifts | 256 |
| FIL2 | 8 | 1 p by p matrix mult. <br> 1 p by p matrix transfer | $3+$ overhead |
| FIL3 | 127 | 1 scalar add 1 scalar mult 1 broadcast | 127 |
| FIL 4 | $\begin{array}{r} \leq 16,384 \\ +O(2,048) \\ \hline \end{array}$ | 1 scalar add <br> 1 scalar mult | $\leq 32$ |

VLSI processor array is the high speed array computer (HSAC) by Burr et al. [BAW81,WBA83,BAW84]. The following section discusses the HSAC which uses a full I by I grid of cells where I is the number of frames in each utterance. The section after that presents a reduced array which requires fewer cells, but still exploits the parallelism of the DTW task.

### 5.4.1. High Speed Array Computer - Full Array

The HSAC presented in [BAW81] uses an I by I grid of cells to compare several vocabulary templates to the input template simultaneously. Figure 5.10 shows a typical cell which has two serial input lines and two serial output lines. The reference feature vector $\underline{a}_{i}$ enters the cell from the "bottom" in a bit serial manner as the test feature vector $\underline{b}_{i}$ enters from the "left" side. The cell calculates the local distance $d$ between them, and outputs $\underline{a}_{i}$ bit serially out of the top of the cell to the cell "above" it, while it outputs $\underline{b}_{i}$ to the cell to the right. The calculation of the accumulated distance, $g$, overlaps with the transfer of $\underline{a}_{i}$ and $\underline{b}_{i}$. Following the calculation of $g, g$ and $d$ are moved bit serially to both the cells above and to the right over the same lines that transferred the feature vectors. Overlapping the transfers with the calculations helps reduce the overhead of the bit serial transfers. All cells on an $x+y=k$ (for k equal to some constant) diagonal execute the same instructions at the same time, for example, cells $(3,1) ;(2,2)$, and $(1,3)$ perform the same instructions simultaneously; at the same time cells $(4,1),(3,2),(2,3)$, and $(1,4)$ execute the same instructions, which are possibly different from the $(3,1),(2,2),(1,3)$ instructions. This allows one diagonal of cells to compute their accumulated distances, while an adjacent diagonal is receiving new feature vectors, thus overlapping transfers and calculations. Figure 5.11 shows an example of how sixteen of the HSAC cells are connected in a four by four grid. The unknown feature vectors enter the grid on the left, pass from cell to cell unchanged and emerge on the right. The reference vectors enter from the bottom and pass to the top.

To compare reference template $A=\left\{\underline{a}_{1}, \underline{a}_{2}, \ldots, \underline{a}_{M}\right\}$ to test template $B=\left\{\underline{b}_{1}, \underline{b}_{2}, \ldots \underline{b}_{M}\right\}, \underline{a}_{1}$ enters cell $(1,1)$ via $R_{1}$ while $\underline{b}_{1}$ enters via $U_{1}$. While finding the local distance, $\underline{a}_{1}$ is shifted to cell $(1,2)$ while $\underline{b}_{1}$ is shifted to cell


Figure 5.10. One cell in HSAC.


Figure 5.11. High Speed Array Computer used to compute dynamic time warp.
(2,1). $\underline{\mathrm{a}}_{2}$ is enters into cell $(2,1)$ via $\mathrm{R}_{2}$ and $\underline{\mathrm{b}}_{2}$ enters into cell ( 1,2 ) via $\mathrm{U}_{2}$ at the same time. All cells on this diagonal find the local distance between $\underline{\mathrm{a}}_{1}, \underline{\mathrm{~b}}_{2}$ and $\underline{a}_{2}, \underline{b}_{1}$ in parallel while shifting $\dot{a}_{1}$ and $\underline{a}_{2}$ to cells $(1,3)$ and $(2,2)$ respectively and shifting $\underline{b}_{1}$ and $\underline{b}_{2}$ to cells $(3,1)$ and $(2,2)$. This continues until cell $(I, I)$ computes $g(I, I)$ from vectors $\underline{a}_{I}$ and $\underline{b}_{I} . g(I, I)$ is the optimal distance for the templates $A$ and $B$. Figure 5.12 shows the data flow for $I=4$. In general $\mathbf{a}_{i}\left(b_{i}\right)$ enters at $\mathrm{R}_{\mathrm{i}}\left(\mathrm{U}_{\mathrm{i}}\right)$ one loop ${ }^{*}$ after $\underline{a}_{\mathrm{i}-1}\left(\underline{b}_{\mathrm{i}-1}\right)$ enters at $\mathrm{R}_{\mathrm{i}-1}\left(\mathrm{U}_{\mathrm{i}-1}\right)$. Cell $(\mathrm{i}, \mathrm{j})$ computes $d(i, j)$ and $g(i, j)$, with computation progressing on a diagonal wave from the lower left to the upper right of the array. For a W-word vocabulary, the comparison of words $X$ and $Y$ can start one loop after words $X-1$ and $Y-1$ are started by entering $\underline{a}_{i}^{X}\left(\underline{b}_{i}^{Y}\right)$ in $R_{i}\left(U_{i}\right)$ one loop after $\underline{a}_{i}^{X-1} \underline{b}_{i}^{Y-1}$ enters $R_{i}\left(U_{i}\right)$. For a W word vocabulary with I frames per word, the HSAC requires 2I-1 loops to compute the first comparison, and one loop for each subsequent comparison, for a total time of $2 I+W-2$ loops. HSAC needs $I^{2}$ cells if an adjustment window is not used. If an adjustment window is used, the cells in the upper left and lower right corners can be omitted leaving an $r$ cell wide "warping path" from cell $(1,1)$ to cell $(I, I)$. Only $2 I r-I-r^{2}+r$ cells are needed, but the same number of loops are required. For $I=40$, the HSAC requires 1600 cells if no adjustment window is used; if an adjustment window of $r=8$ is used, 544 cells.

554 is a large number of cells. The next section discusses reduced arrays, which can use fewer cells.

### 5.4.2. High Speech Array Computer - Reduced Arrays

Implementing the HSAC with a full array of cells require a large number $(>500)$ of cells and is dependent on the problem size since the array must have as many rows and columns as unknown frames in the utterance. West, Ackland, and Burr [WBA83,BAW84] present the "reduced" array which overcomes these problems. The reduced array uses enough cells to compute an integral number of diagonals in parallel. Figure 5.13 shows a reduced array with three

[^5]

Figure 5.12. Data flow for HSAC.


Figure 5.12. (Continued)


Figure 5.13. Virtual movement of reduced array through I by I grid.
diagonals. The large square represents the I by I grid of a full array. Three pairs of vectors are being compared simultaneously. The diagonals labeled $\mathbf{A}$, $B$, and $C$ are the three diagonals of the reduced array which are doing the comparison. When the computations for the current diagonal are complete, the $A$ diagonal will move to the $B$ diagonal, and the $B$ diagonal will move to the $C$ diagonal. The C diagonal would move to the D diagonal in a full array, but there is no $\mathbf{D}$ diagonal in the reduced array. Instead, the $\mathbf{C}$ diagonal moves to the A diagonal in the reduced array.

The reduced array is therefore sweeping the matrix space of the I by I grid as shown in Figure 5.14. The advantages of the reduced array are:

1) Fewer cells are used.
2) The number of diagonals used is independent of the problem size.
3) The number of cells can be traded off for performance.

The disadvantages are:

1) Some cells are idle during the computation as shown in Figure 5.14.
2) Slightly more complex hardware is needed to recirculate the data from the right edge of the reduced array to the left.
3) Fewer pairs of utterances can be compared at a time.

The smallest size a reduced array can be is one diagonal. If no adjustment window is used, the diagonal will have I cells. If an adjustment window is used, cells are needed. The one diagonal reduced array can compute one comparison in 21 loops.

This HSAC can not use pruning since pruning aborts a comparison if at some time during the comparison it is apparent the current comparison will not be the closest match. Once this array starts a comparison it is difficult to abort it without affecting the other comparisons that are occurring in parallel [WBA83].


Figure 5.14. Virtual propagation of diagonal reduced array (from [BAW84]).

### 5.5. Summary

This section presented parallel algorithms for autocorrelation, LPC analysis, dynamic time warping, and digital filtering. One of the filtering algorithms, the three autocorrelation algorithms, and the LPC algorithm are for the SIMD machine. Three of the dynamic time warping algorithms and the rest of the digital filtering algorithms are for VLSI arrays. Several new algorithms for speech processing for both SIMD machines and VLSI processor arrays are presented in the next chapter.

## 6. NEW PARALLEL ALGORITHMS FOR SPEECH PROCESSING

The following are several new algorithms for speech processing on SIMD machines and VLSI processor arrays. This chapter presents four parallel algorithms for digital filtering, one for autocorrelation analysis, two for linear time warping, along with three algorithms for dynamic time warping. Each section presents an algorithm and then discusses the machine requirements and speed up obtained by the algorithm.

### 6.1. Digital Filtering

The basic operations in digital filtering are the computation of sum of products terms, with output $y_{m}$ given by

$$
\begin{equation*}
y_{m}=\sum_{k=1}^{p} a_{k} y_{m-k}+\sum_{k=0}^{q} b_{k} x_{m-k} \quad p \leq m<M \tag{6.1}
\end{equation*}
$$

where $x_{m}$ is the input to the filter at sample $m$, the $a_{k}$ 's and $b_{k}$ 's are the filter coefficients, and M is the number of samples in the signal to be filtered. The first sum in (6.1) represents a recursive filter. (In digital signal processing terminology, "recursive" filter typically refers to any filter that includes a recursive dependence of the output on previous outputs, so the filter in (6.1) is a recursive filter. To make a distinction between the recursive and non-recursive portions of the computation, we will refer to (6.1) as a "generalized" recursive filter, and will use the term recursive filter to refer to a filter having only a recursive dependence.) In the recursive filter, the dependence of output $y_{m}$ on the previous $y_{m-k}$ values, $1 \leq k \leq p$, takes the form of a linear recurrence relation. The second sum in (6.1) represents a non-recursive filter, in which the
current output value depends only on the current and $q$ previous input values. In digital filtering applications, non-recursive filters are used to realize finite impulse response (FIR) filters, and it is common for $q$ to be as large as 250 [RaGo75]. In digital filtering applications, generalized recursive filters are used to realize infinite impulse response (IIR) filters (e.g., Butterworth or Chebyshev filters, or filters for linear prediction [Makh75,Si80b]), with $\mathrm{p} \leq 20$ [ $\mathrm{RaGo75]}$.

Real-time applications often use digital filtering as a single processing step in tasks requiring other extensive computations. It is therefore desirable to consider fast implementations. The computations required for digital filtering are also characteristic of the general class of problems involving linear systems and linear recurrences. Some work in the use of parallel systems for solution of such problems has been reported. Kung [Kung80] presents systolic array algorithms to implement the two basic types of filters, non-recursive and recursive, that were described in Sections 3 and 5.3. Because of the recursive nature of the computation, the systolic array appears to be a natural structure for implementing the digital filter. Kogge and Stone [KoSt73] have formulated an SIMD method for solving recurrence relations using recursive doubling. Kuck [Kuck77] presented two SIMD algorithms for solving recurrence relations. The first used the column sweep method, and the second used a product-form recurrence method. All these approaches were discussed in Section 5.3.

This section presents five parallel algorithms to perform digital filtering. Four of these algorithms originally appeared in [YoSi81]. The first (VLSI1) is a simple extension of Kung's systolic array algorithms, showing how the nonrecursive and recursive systolic arrays can be combined in a straightforward way. The second (SIMD1) is an SIMD algorithm derived from the VLSII approach. The third (VLSI2) is an VLSI processor array algorithm derived from the SIMD1 algorithm. The fourth (SIMD2) is an SIMD algorithm that assumes more powerful processors and more flexible inter-PE communications than the VLSI-based algorithms. The fifth algorithm presented (SIMD3) is an extension of the fourth algorithm to allow problems of varying sizes (number of coefficients) to be run on a fixed number of PEs. Together, the fourth and fifth algorithms provide a general method for dealing with recurrence relations in an SIMD system.

### 6.1.1. VLSI Processor Array Algorithm - VLSI1

The first VLSI processor algorithm presented here combines the nonrecursive (FIR) and recursive filter systolic algorithms covered in Sections 3 and 5.3.1 into a generalized recursive filter algorithm. It is based on a linear array of cells, with each cell holding one filter coefficient and data flowing in opposite directions in two pipelines. One pipe circulates the input data ( $\mathrm{x}_{\mathrm{m}}$ values) while the other passes partial results in the $y_{m}$ computations. The generalized digital filter of equation (6.1) can be computed by combining the two algorithms discussed in Sections 3 and 5.3.1. The recurrence relations used for the generalized digital filter are:

$$
\begin{array}{ll}
y_{m}^{(0)}=0 & \\
y_{m}^{(k+1)}=y_{m}^{(k)}+b_{q-k} x_{m-q+k} & 0 \leq k \leq q \\
y_{m}^{(k+1)}=y_{m}^{(k)}+a_{n} y_{m-n} & q+1 \leq k \leq p+q  \tag{6.2}\\
y_{m}=y_{m}^{(p+q+1)} &
\end{array}
$$

Figure 6.1a shows that the recurrences can be evaluated by pipelining the $x_{m}$ and $y_{m}^{(k)}$ values through $p+q+2$ linearly connected cells. Input $x_{m}$ feeds into $R_{x}$ in cell $q$ and output $y_{m}$ appears in $R_{y}$ in cell $p+q$. Figure $6.1 b$ is the data flow diagram for the linear array. Each column of the data flow diagram represents the contents of each register in each cell after a given cycle. Moving from left to right shows how the data changes from one cycle to the next. The arrows show where $R_{x}$ and $R_{y}$ are transferred on the next cycle. As in the component algorithms, only half of the cells are active during a given cycle. Before the first cycle, the correct coefficient is loaded into each cell, and the $R_{x}$ and $R_{y}$ registers are set to zero. The first $q$ cycles shift $x_{0}$ from the input line in cell $q$ to $R_{x}$ in cell $0, x_{1}$ from cell $q$ to $R_{x}$ in cell $2, \ldots$, and $x_{[q / 2 \mid}$ to $R_{x}$ in cell $2\lfloor q / 2\rfloor$ (i.e., initializing the array by placing the first $\lfloor q / 2\rfloor+1$ input values in every other cell, starting with $x_{0}$ in cell 0 ). After $p+q+1$ more cycles, every two cycles of the VLSI array compute one output value, where during each cycle, the operations performed are the simultaneous transfer of data in the two pipes, one addition, one multiplication, and one assignment.


Figure 6.1. a) VLSI processor array to compute generalized digital filter $p=2$, $\mathrm{q}=2$. b) Data flow diagram for (a).

### 6.1.2. An Improved Parallel Filtering Algorithm - SIMD1 and VLSI2

A major drawback to the VLSI processor array algorithm is that only half of the cells are active during a given cycle, so that a new $y_{m}$ value is computed every two cycles of the VLSI array. This problem can be overcome on the SIMD machine by using a data broadcast. A broadcast sends a data item in one PE to a specified set of PEs. A broadcast may be implemented either by having the control unit broadcast the data item to all the desired PEs (e.g, Illiac IV [Barn68,Bouk72]), or by using the interconnection network to transfer the data item to the desired PEs (e.g., Cube [SiMc81b] or ADM [SiMc81a] networks). See Section 2.5 for more information on broadcasts.

In the first SIMD algorithm (SIMD1), each PE holds one filter coefficient, as in the generalized VLSI array algorithm. The upward flowing pipeline from the VLSI processor array structure, which was used to disseminate the input x values and the completely computed $y$ values, is replaced by two broadcasts of data. One broadcasts the current x value, and the other, the newly computed y value. By making this replacement, every PE is active during every cycle. Figure 6.2 shows the data flow diagram using this technique. As each partial y shifts into a given PE, the correct coefficient and $x$ (in PEs 0 through $p$ ) or $y$ (in PEs $\mathrm{p}+1$ through $\mathrm{p}+\mathrm{q}+1$ ) are there to meet it. Moreover, if a given PE receives an x as a result of the broadcast, it will not receive a y as a result of the broadcast, and vice versa. If the interconnection network (rather than the control unit) performs the broadcasts, it may be possible to do the two broadcasts to disjoint sets of PEs simultaneously [SiMc81a,SiMc81b]. Whether this is possible will depend on factors such as the type of interconnection network used, the actual sets to which the data items are being broadcast, and the way in which the x values enter the system. The data flow of the partial results (the $y_{m}^{(\mathrm{k}+1)}$ values) and the placement of one coefficient per PE is the same as the VLSI processor array algorithm. The replacement of the upward pipe by two broadcasts simplifies the synchronization problems, and allows all PEs to be active at every step. Every cycle of the SIMD1 algorithm produces one output value; the operations performed in one cycle are the two possibly simultaneous broadcasts, one data transfer of partial results (the remaining pipe), one addition, one multiplication, and one assignment. This cycle is clearly longer than the cycle in the VLSI array; however, an output is produced every cycle instead of every two cycles.


Figure 6.2. Data flow diagram for SIMD1 generalized digital filtering algorithm for $p=2, q=2$.

The principal attributes of the SIMD1 algorithm above are that

1) each PE holds one filter coefficient and always computes the same term (i.e., superscript $k$ ) of the recurrence for the $y_{m}$ values,
2) a pipeline similar to the VLSI array pipeline passes partial results from one PE to the next, and
3). broadcasts are used to disseminate new x and y values to the PEs in which they are needed.

The use of broadcasts is the only architectural difference between the SIMD1 algorithm and the VLSI1 algorithm. If the VLSI processor array can broadcast data, it can execute the same SIMD1 filtering algorithm as the SIMD machine. Therefore the second VLSI algorithm (VLSI2) is the same as the SIMD1 algorithm. The major differences are:

1) The broadcasts in the VLSI2 algorithm will occur simultaneously with the shifts, while the SIMD1 broadcasts and shifts must be performed sequentially.
2) The broadcast time in the VLSI2 algorithm should be much shorter than the SIMD1 algorithm since the VLSI2 algorithm uses a fixed interconnection network.
Section 6.1.5 will compare these algorithms.

### 6.1.3. An Improved SIMD Algorithm - SIMD2

The SIMD1 algorithm can be improved by arranging the data so that partial results $\left(y_{m}^{(k+1)}\right.$ values) do not have to be shifted from one PE to another. In the SIMD2 algorithm, the same PE performs all the steps needed to compute a given $y_{m}$, as shown in Figure 6.3. Each PE holds all of the filter coefficients, and uses an indexing operation to select which coefficient to use at a given step of the algorithm. Partial results accumulate within the PEs, rather than being pipelined through them. The data transfers required are two (possibly simultaneous) broadcasts, one of the current input signal value, and one of a completed output value. All PEs are always active, each cycle of the algorithm completes one output, where the computations during a cycle are one indexing operation to select a filter coefficient, two broadcasts, one addition, one


Figure 6.3. Data flow diagram for improved SIMD2 generalized digital filtering algorithm for $p=2, q=2$. The double boxes indicate the start of a new $y_{m}$ computation.
multiplication, and one assignment. Figure 6.4 shows that for this SIMD2 algorithm, the coefficients are arranged as a vector in each PE. This arrangement allows each PE to use the same index into the vector to access the correct coefficient for the cycle: at cycle $m$, each PE accesses its COEF $[m \bmod (p+q+1)]$ where $p+q+1=N=$ the number of PEs. The SIMD2 algorithm works on the computation of $p+q+1 y_{m}$ 's simultaneously by having each PE at a different stage in the computation of its own $y_{m}$. The algorithm is again based on the recurrence relations in equation (6.2). For its own $y_{m}$, each PE is computing $y_{m}^{(k+1)}$ for a different value of $k, 0 \leq k \leq p+q$. The data is arranged so that if PE i completes $y_{m}$ after cycle $t_{\text {, }}$, then $P E(i+1)$ $\bmod (p+q+1)$ will complete $y_{m+1}$ after cycle $t+1 . y_{m}$ is used in computing $y_{m+j}$ for $1 \leq j \leq p$, so after PE i computes $y_{m}$, its value is broadcast to PEs $(i+j) \bmod (p+q+1)$, for $1 \leq j \leq p$. In general, $P E \bmod (p+q+1)$ computes output $y_{m}$, and $y_{m}$ is completed in cycle $m$.

Figure 6.5 gives the SIMD2 algorithm that executes simultaneously in all PEs. Each PE will have its own values for the program variables. Initialization is handled by broadcasting 0 for the value $x_{m}$ during in the first $q$ cycles of the algorithm. Combined with the initialization of SUM to 0 , this ensures that $y[m]=0$ for $m<0$. At cycle $q+1$ (i.e., $m=-p$ ), $x_{0}$ is broadcast, followed by $x_{1}$ on the next cycle, etc. The computation of $y_{0}$ is completed during the cycle when $m=0$, followed by completion of $y_{1}$ when $m=1$, etc. The algorithm assumes that during each cycle, the current input value $x$ is broadcast as variable $x$ from the control unit, and the interconnection network broadcasts the newly completed $y$ value from the PE in which it was computed. For simplicity; the algorithm is written so that all PEs receive the broadcast $y$ and $x$ values, and each PE selects which one it will use in accumulating the next term in its sum. To perform this selection, each PE holds a vector of flags in which FLAG[i] is set to one if COEF[i] in that PE is an " $a$ " coefficient, and set to zero if it is a "b" coefficient. By determining whether its COEF [m mod $(p+q+1)]$ value for cycle $m$ is an " $a$ " or " $b$ " coefficient, each PE can select whether it is to use the newly received $y$ value (with an " $a$ " coefficient) or the input $x$ value (with $a$ " $b$ " coefficient) for cycle m.

| PE | COEF [0] | COEF[1] | COEF[ 2 ] |  | COEF $[p+q-1]$ | COEF $[p+q]$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\mathrm{a}_{1}$ | $\mathrm{b}_{\mathrm{q}}$ | $\mathrm{b}_{\text {q-1 }}$ | .... | $\mathrm{b}_{\text {q-2 }}$ | $a_{2}$ |
| 1 | $a_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{b}_{\text {q }}$ |  | $b_{\text {q-1 }}$ | $a_{3}$ |
| 2 | $\mathrm{a}_{3}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ |  | $\mathrm{b}_{9}$ | $a_{4}$ |
| . | - | . | $\cdot$ |  | . | - |
| . | . | - | . |  |  |  |
| p | $\mathrm{b}_{0}$ | ${ }^{\text {ap}}$ | $a_{p-1}$ |  | $\mathrm{a}_{\mathrm{p}-2}$ |  |
| $p+1$ | $\mathrm{b}_{1}$ | $\mathrm{b}_{0}$ | $\mathrm{a}_{\mathrm{p}}$ |  | $a_{p-1}$ | $\mathrm{b}_{2}$ |
| . | . | . | - |  | - | - |
| $\cdot$ | - | $\cdot$ | - |  | . |  |
| $q+p-1$ | $\mathrm{b}_{\text {q-1 }}$ | $\mathrm{b}_{\mathrm{q}-2}$ | $\mathrm{b}_{\text {q-3 }}$ | $\ldots$ | $\mathrm{b}_{\text {q-4 }}$ | $\mathrm{b}_{\text {q }}$ |
| $q+p$ | $\mathrm{b}_{\text {q }}$ | $\mathrm{b}_{\text {q-1 }}$ | $\mathrm{b}_{\text {¢ } 2}$ | $\ldots$ | $\mathrm{b}_{\text {q- }}$ | $\mathrm{a}_{1}$ |

Figure 6.4. Skewed coefficient storage for SIMD2 algorithm.

```
/*
    ADDR Address of PE (e.g., ADDR = 0 in PE 0)
    DTRin Data Transfer Register input to interconnection network
    DTRout Data Transfer Register output from interconnection network
    coer|| Vector of coefficients (see Figure 6.6)
    flag[i] Equals 1 if COEF[i] is an "a" coefficient
    sum Contains partially computed ym
    m Index of y value to be completed in this cycle
    (SUM = ym
*/
sum}\leftarrow
FOR m}\leftarrow-(p+q) TO M-1 DO
    /* select the PE containing the newly */
    /* completed y value: ym-1}\mp@subsup{|}{m}{*}*
BROADCAST sum FROM PE m-1 mod (p+q+1) TO DTRout
WHERE ADDR = m-1 mod}(p+q+1
    SUM - 0 /* start a new sum in that PE */
ENDWHERE
WHERE flag[m mod (p+q+1)] = 1 DO /* In each PE, select to use */
    tmp}\leftarrow\mathrm{ DTRout /* either the broadcast y value */
ELSEWHERE
    tmp}\leftarrow\textrm{x}\quad/*\mathrm{ or the new }\textrm{x}\mathrm{ value, }\mp@subsup{\textrm{x}}{\textrm{m}+\textrm{p}}{*}*
ENDWHERE
sum}\leftarrow\operatorname{sum}+tmp*\operatorname{coef[mmod}(p+q+1)
```

Figure 6.5. SIMD2 generalized digital filtering algorithm.

### 6.1.4. SIMD Solution of General Linear Recurrence Equations

The approach presented in the SIMD2 algorithm for digital filtering can be applied to the solution of general linear recurrence equations of order $p$, given $\mathrm{y}_{\mathrm{i}}$ for $0 \leq \mathrm{i}<\mathrm{p}$, solve for $\mathrm{y}_{\mathrm{m}}$ for $\mathrm{p} \leq \mathrm{m}<\mathrm{M}$, where

$$
y_{m}=\sum_{k=1}^{p} a_{m, k} y_{m-k}+B_{m}
$$

The SIMD algorithm to handle the recursive dependence uses $N=p$ PEs, with PE m mod p computing $y_{m}$. This PE completes computation of $y_{m}$ at cycle $m$, then broadcasts its completed $y_{m}$ value to PEs $(m+j) \bmod p$, for $1 \leq j \leq p$. PE i, $0 \leq \mathrm{i}<\mathrm{N}$, will hold the coefficient sets $\left(\mathrm{a}_{\mathrm{m}, \mathrm{k}}\right.$, s ) for all m for which $\mathrm{i}=\mathrm{m} \bmod \mathrm{p}$. The coefficient sets are skewed in a manner analogous to that in Figure 6.4. In particular, let $z$ be such that $z \bmod p=0$ (i.e., PE 0 computes $y_{z}$ ). Figure 6.6 shows that the coefficient sets $a_{(z+j), k}$ for $0 \leq j<p$ are stored. At cycle $m$ of the computation, each PE will access its COEF[m mod $p]$. For example at cycle $m, P E m \bmod p$ is completing computation of $y_{m}$. From Figure 6.6 , this PE accesses $\mathrm{a}_{\mathrm{m}, 1}$, which is the coefficient used with $\mathrm{y}_{\mathrm{m}-1}$, and which is the last term in the recurrence to be accumulated in computing $y_{m}$ in the SIMD algorithm. At the same time, each other PE is accessing the appropriate coefficient for its computation. Depending on the form of the $B_{m}$ 's, it may be desirable and possible to use additional PEs to compute these terms. (This is the case in the digital filtering algorithm, when $B_{m}$ is considered to be the $(q+1)$-term non-recursive sum in each $y_{m}$ ) This general method will reduce the number of multiplications and additions in solving an order $p$, M-point recurrence from $p(M-p)$ in the serial algorithm to $M+p$ in the $p-P E$ SIMD method. The overhead in the SIMD algorithm is $M+p$ broadcasts. The broadcast-based algorithm for digital filtering therefore provides an efficient general method for solving linear recurrence equations on an SMMD machine.


Figure 6.6. Skewed coefficient storage for solution of general linear recurrence equations.

### 6.1.5. Comparison of VLSI Processor Array and STMD Algorithms

Table 6.1 shows the times for the serial and parallel generalized digital filtering algorithms. (The "Preem" entry will discussed later in Section 6.1.8.) The parallel algorithms can be compared in three ways:

1) total time to compute one $y_{m}$;
2) number of $y_{m}$ 's computed per unit time (throughput) (the throughput can also be considered by measuring the time between successive $y_{m}$ 's), and 3) speedup over the corresponding serial algorithm.

The times considered are for the steady state operation of the algorithms. Although the algorithms require some initialization steps (for example, to distribute the first $\lfloor q / 2\rfloor+1$ x's in the VLSI processor array algorithm), most of the processing is in the steady state operation.

The time to compute one $y_{m}$ value is the time from the beginning of the computation of $y_{m}$ until the time that $y_{m}$ is available as an output. In the VLSI processor array algorithms and SIMD1 algorithm, computation of each $y_{m}$ starts with the calculation of the $b_{q} x_{m-q}$ term in PE/cell 0 and completes on the inclusion of the $a_{1} y_{m-1}$ term in the sum of PE/cell $p+q$. (In the VLSIl algorithm, $y_{m}$ is available at this point, or access to $y_{m}$ may be delayed by one array cycle, until $y_{m}$ arrives at the output line in the dummy cell.) For all of these algorithms, the time to compute $y_{m}$ is the time to move, via the algorithm, from $\mathrm{PE} /$ cell 0 to $\mathrm{PE} /$ cell $p+q$, comprising $p+q+1$ algorithm cycles. The number of arithmetic steps to compute one $y$ is therefore the same as in the serial algorithm. The VLSI processor array algorithms have an overhead of $p+q+1$ shifts and the SIMD1 algorithm has an overhead of $p+q+1$ shifts and $2(p+q+1)$ broadcasts. (This section assumes that the two SIMD broadcasts do not occur simultan eously.) The VLSI2 algorithm has $p+q+1$ shifts and broadcasts, assuming the two broadcasts can occur simultaneously. In the STMD2 algorithm, the time to compute one $y$ is the time for a single PE to perform the arithmetic operations (i.e, the serial time) plus the time for $p+q+1$ broadcasts of $x$ values and $p+q+1$ broadcasts of completed $y$ values. As in the SIMD1 algorithm, broadcasts of $x_{m+1}$ through $x_{m+q}$ and of $y_{m-q-p}$ through $y_{m-q-1}$ contribute to the time to compute $y_{m}$, even though they are not used in the $y_{m}$ calculations.

Table 6.1. Execution times for serial, VLSI, and SIMD digital filtering algo-
rithms.

|  | Output(s) | Additions | Multiplications | Shifts | Broadcasts | Speedup |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial | 1 | p+q+1 | $p+q+1$ | 0 | Brad |  |
|  | M | $\mathrm{M}(\mathrm{p}+\mathrm{q}+1)$ | $\mathrm{M}(\mathrm{p}+\mathrm{q}+1)$ | 0 | 0 |  |
| VLSII | 1 | $p+q+1$ | p+q+1 | $p+q+1$ | 0 |  |
|  | M | $2(\mathrm{M}-1)+\mathrm{p}+\mathrm{q}+1$ | $2(\mathrm{M}-1)+\mathrm{p}+\mathrm{q}+1$ | $2(\mathrm{M}-1)+\mathrm{p}+\mathrm{q}+1$ | 0 | $(p+q+1) / 3$ |
| VLSI2 | 1 | $p+q+1$ | $p+q+1$ | $p+q+1$ | $p+q+1$ | $(p+q+1) / 3$ |
|  | M | $M+p+q$ | $\mathrm{M}+\mathrm{p}+\mathrm{q}$ | $\mathrm{m}+\mathrm{p}+\mathrm{q}$ |  | $2(\mathrm{p}+\mathrm{q}+1) / 3$ |
| SIMD1 | $\begin{aligned} & 1 \\ & \mathrm{M} \end{aligned}$ | $\begin{gathered} p+q+1 \\ M+p+q \end{gathered}$ | $\begin{gathered} p+q+1 \\ M+p+q \end{gathered}$ | $p+q+1$ $M+p+q$ | $2(p+q+1)$ |  |
| SIMD2 | 1 | $\mathrm{p}+\mathrm{q}+1$ | p $+\mathrm{q}+\mathrm{p}$ | $\mathrm{M}+\mathrm{p}+\mathrm{q}$ 0 | $\begin{aligned} & 2(M+p+q) \\ & 2(p+q+1) \end{aligned}$ | $2(p+q+1) /(2+3 t)$ |
|  | M | $\mathrm{M}+\mathrm{p}+\mathrm{q}$ | $\mathrm{M}+\mathrm{p}+\mathrm{q}$ | 0 | $2(M+p+q)$ | $(p+q+1) /(1+t)$ |
| Preem | M | 1 | 1 | 1 | ${ }_{0}$ | $\mathrm{M}^{\text {(1) }}$ |

For all the parallel algorithms, the time to compute $M$ output values is the time to compute one $y$ value plus the time to compute ( $M-1$ ) subsequent $y$ values. The latter time is obtained by considering the time between successive $y$ values. The time between successive $y$ 's in the VLSIl array is two additions, multiplications, and shifts since one $y$ is computed every two cycles. The VLSI2 algorithm takes only one addition, multiplication, and shift/broadcast. The SIMD algorithms on the other hand do one addition, one multiplication, and either two broadcasts and one shift for SIMD1 or two broadcasts for SIMD2 between successive $y$ values, since they compute one $y$ every cycle. Depending on the SIMD broadcast versus VLSI processor array shift time, the second SIMD algorithm may have a greater complete throughput.

The speedup of an algorithm is (serial time/parallel time) [Kuck77]. Assume that additions and multiplications require one time unit on all machines, and data transfers (shifts or broadcasts) require one time unit on the VLSI processor array and $t$ units on the SIMD machine. Also assume shifts and broadcasts occur simultaneously on the VLSI processor array and sequentially on the SIMD machine. The value of $t$ will depend on a number of factors; including implementation details of the VLSI and SIMD machines. Table 6.1 shows the speed ups for the parallel algorithms, assuming that $M \gg p+q$. If $t=2$, SIMD2 will have the same speed up as VLSI1. If $t=1 / 3$, SIMD2 will match the VLSI2 algorithm. If a multistage interconnection network such as the multistage Cube [SiMc81b] or Augmented Data Manipulator [SiMc81a] performs the broadcasts, it is unlikely that $t \leq 2$. Unless the broadcasts can be performed simultaneously, the speed up for the systolic array is significantly greater than for the SIMD algorithm. However, smaller values for $t$ may be feasible. If the control unit performs the broadcasts, then the systolic and SIMD algorithms may have comparable speed ups.

### 6.1.6. Varying the Problem Size on an SIMD Machine

The VLSI processor array and SIMD algorithms can also be compared with respect to the ease with which the machine-size/problem-size relationship can be changed. In particular, assume the above techniques have been used to implement an order $p+q$ digital filter. Consider the impact of deciding to use
a higher order filter. Let the new filter have $p^{\prime}+q^{\prime}+1$ coefficients, where $\mathrm{p}^{\prime}+\mathrm{q}^{\prime}+1>\mathrm{p}+\mathrm{q}+1$. With some modifications, the SIMD2 algorithm can implement a filter having $p^{\prime}+q^{\prime}+1$ coefficients with fewer than $p^{\prime}+q^{\prime}+1$ PEs. Figures 6.7 and 6.8 show the data allocation diagrams for two different problem sizes. Case $A$ is for $N=p+q+1$ and case $B$ is for $\mathrm{N}=\mathrm{p}^{\prime}+\mathrm{q}^{\prime}+1<\mathrm{p}+\mathrm{q}+1$. Each rectangle in the diagram represents the cycles during which a given $P E$ is computing a certain $y$. In each rectangle are the $x$ and $y$ values the PE needs during each cycle of the computation. In the original algorithm (case A, Figure 6.7) PE $m \bmod (p+q+1)$ computes output $y_{m}$. Since each $y_{n}$ computation required $p+q+1$ cycles, as soon as $P E m$ mod $(p+q+1)$ completed computation of $y_{m}$, computation of $y_{m+p+q+1}$ was about to be started. The computations were skewed so all recurrences that required a given $\mathrm{x}_{\mathrm{m}}$ (or $\mathrm{y}_{\mathrm{m}}$ ) as input were computed during the same cycle. Case B (Figure 6.8) shows the data allocation needed to implement a $p^{\prime}+q^{\prime}+1$ coefficient filter with $N<p^{\prime}+q^{\prime}+1$ PEs. Each PE again performs all the computations for a given output, with $y_{m}$ computed in PE $m$ mod $N$. However, since the number of cycles to compute $y_{m}$ is greater than the number of PEs, computation of $y_{m}+N$ does not begin until $y_{m}$ is completed. Cycles are classified into two types:

1) transient cycles, defined to be cycles in which any PE starts to compute a new y value, and
2) steady state cycles, cycles that are not transient.

Following every set of $N$ transient cycles there are $p^{\prime}+q^{\prime}+1-N$ steady state cycles. Also, following every set of N cycles during which y values are completed, there are $p^{\prime}+q^{\prime}+1-N$ cycles during which no new y values are completed. During the set of N transient cycles, each PE can be placed into one of two classes:

1) PEs that have started computing a new y value since the beginning of the set of transient cycles, and
2) PEs that have not started computing a new y value.

At the start of the set of transient cycles, all PEs are in class 2. After each transient cycle, one PE completes its y value and therefore moves to class 1 . At the end of the set of transient cycles, all PEs have moved to class 1. During the steady state cycles, the computations are skewed as in the Case $A$


TIME $\longrightarrow$

Figure 6.7. Data allocation for SIMD machine algorithm with $N=p+q+1$ PEs, shown for $p=2, q=2$.


Figure 6.8. Data allocation for SIMD machine algorithm with $N<p+q+1$, shown for $p=2, q=2, N=4$.
computation, so all recurrences requiring a given $x_{m}$ (or $y_{m}$ ) as input are computed during the same cycle. However, during the transient cycles, the PEs in class 1 need a different set of $x$ 's and y's than the PEs in class 2 (see Figure 6.8).

Figure 6.9 gives an algorithm to implement a filter where the number of PEs is less than the number of filter coefficients. Lines 6-16 compute the steady state cycles, while lines $18-39$ handle the transient cycles. Line 25 broadcasts the newly computed $y$ value to all PEs and line 29 stores the newly computed value in the y[] vector. The variable diff is used to determine whether a PE is in class 1 or 2. If diff $=0$, the PE is in class 1 ; otherwise, diff $=\Delta$ is the difference in indices of the $x$ and $y$ vectors between the PEs in class 1 and the PEs in class 2. Execution time is $p^{\prime}+q^{\prime}+1$ cycles to compute one $y$ value, and $[M / N]\left(p^{\prime}+q^{\prime}+1\right)+((M-1) \operatorname{modN})$ cycles to compute $M$ y values. For large $M$, if $N=\left(p^{\prime}+q^{\prime}+1\right) / r$ for $r>1$, then the throughput of the N-PE algorithm is reduced by approximately a factor of $r$ from that of the $\left(p^{\prime}+q^{\prime}+1\right)-P E$ algorithm. This ability to adapt the SIMD algorithm to different problem sizes means that a fixed set of PEs can be used to implement digital filters. Alternatively, on reconfigurable systems, in which it is possible to vary the number of PEs that act together as a virtual SIMD machine [e.g., Sieg81], it means that for a given digital filter, the virtual machine size can be tailored to the particular application. Fewer PEs may be chosen if speed requirements do not require the use of $p+q+1$ PEs. If, as will most often be the case, the filtering is one processing step in a sequence of algorithms, fewer than $p+q+1$ PEs may be chosen to make the digital filtering algorithm compatible with other SIMD algorithms to be applied as part of the complete task.

This method of adapting the SIMD digital filtering algorithm to fewer PEs also applies to the solution of general linear recurrence equations. The broadcast-based approach therefore provides a general method for using an SIMD system to solve linear recurrence equations of order $p$ using $p$ or fewer PEs.

In contrast to this flexibility in the SIMD implementation, VLSI processor array needs a major hardware modification (adding more registers to add additional coefficients and $y_{m}$ values) to handle a digital filter of larger size. It is generally easier to add more cells to the array than to modify the existing cells.


Figure 6.9. SIMD digital filtering algorithm for $\mathrm{N}<\mathrm{p}+\mathrm{q}+1$ PEs.

Therefore, a VLSI processor array of size $p+q+1$ cannot easily implement a larger problem size. In terms of flexibility to adapt to changing problem sizes, then, the SIMD system has the capability of handling varying problem sizes under software control. Adapting a VLSI processor array to a problem size different than that for which the array was designed requires hardware modification. For some computing eavironments, this difference in flexibility may be significant, and would dictate use of the possibly slower but more flexible SIMD system.

### 6.1.7. Summary of General Digital Filtering Algorithms

Synchronous parallel structures for implementing digital filters have been presented. Both VLSI processor arrays and SIMD implementations yield significant speedups over serial processing. The SIMD method provides a general approach to solving linear recurrence equations on an SIMD system. For a given application or environment, the choice of VLSI processor or SIMD structure depends on a number of factors. Although exact timing is implementation dependent, it is most likely that the VLSI processor array approach will be faster than the SIMD algorithms. System cost will also be less for the VLSI processor array. On the other hand, the SIMD system can accommodate changes in the order of the filter, whereas the VLSI processor array requires hardware modification to handle a change in problem size. Moreover, if the filtering is simply one step in a series of operations, no additional hardware is needed in the SIMD system. The data allocation resulting from the SIMD algorithm, where the output data is distributed across the PEs, is a useful allocation for a number of SIMD signal processing algorithms, including computation of autocorrelation and covariance coefficients [Si80b] and FFTs [SMS79]. The ability to run the SIMD algorithm on different machine sizes improves its potential compatibility with other SIMD algorithms which, together with digital filtering, comprise a complete signal processing task. Therefore, for a particular environment, speed requirements, cost, the importance of flexibility, and the context in which the algorithm is to be used may all be factors in selecting a parallel structure for digital filtering.

### 6.1.8. Parallel Preemphasis Filtering

Fortunately, the preemphasis filtering which is used before performing autocorrelation in a speech processing system is much simpler than the general digital filter. Figure 6.10 is the Flock Algol algorithm for implementing

$$
\mathrm{H}(\mathrm{z})=1-0.95 * \mathrm{z}^{-1}
$$

The signal is broken up into frames containing $N$ samples each where $N$ is the number of PEs. Before execution, sample i of the input data is in PE i for $0 \leq \mathrm{i}<\mathrm{N}$. After execution, PE i contains output sample i for $0 \leq \mathrm{i}<\mathrm{N}$. The number of PEs used need not be equal to the number of samples per LPC frame (M). However, they are often the same since the autocorrelation algorithm which follows uses $M$ sample frames with the same data arrangement as output by the filtering algorithm. Line 1 sets up the interconnection network for a Shift +1 transfer. Line 2 transfers the input data so that PE i contains sample i in input and sample $\mathrm{i}-1$ in $\operatorname{tmp}$ for $1 \leq \mathrm{i}<\mathrm{N}$. PE 0 however has sample $\mathrm{N}-1$ in tmp since the shift transfer wraps around. Lines $4-8$ handle the wrap around from PE N-1 to PE 0 by saving the value in tmp in PE 0 for later and using the sample from the previous time the algorithm was used. This value was sample $\mathrm{N}-1$ from the previous N samples, which is the value that is needed. The value that wraps around is saved in oldvalue until the next time the routine is called.

After line 8, PE $i$ has both sample $i$ and sample $i-1$, therefore the filter operation is easily performed by the operation in line 10.

The numbers to the right of the line numbers are the approximate execution times in $\mu$ s for each statement. These are based on the program presented in Section 7.2. Since there are no loops, the time complexity is $O(1)$.


Figure 6.10. Algorithm for preemphasis filtering. Left column is the execution time assuming an 8 MHz MC68000. (See Section 7.2.)

### 6.2. Autocorrelation Algorithms

Section 5.1 presented three SLMD algorithms for computing autocorrelation coefficients. This section presents another algorithm for the same task. It is a variation, with throughput improvement, of Ashajayanthi's [ASV79] SIMD machine autocorrelation algorithm. Ashajayanthi's algorithm (AUTO3) is presented in Figure 5.4 in Section 5.1.3. A direct mapping of it into a VLSI processor array results in the array in Figure 6.11 Each cell performs the operations shown in the figure with all the variables set to zero before the first sample enters cell 0 . After sample $\mathbf{M - 1}$ enters cell $\mathbf{0}$, SUM in cell i contains $R(p-i-1)$.

Figure 6.12 shows an improved version of this array (AUTO4). The array differs from AUTO3 in that the data entering in 1 in the top cell is also broadcast to in2 in all cells. AUTO3, on the other hand, broadcasts the data entering in 1 in the bottom cell to in2 in all cells. The cells in AUTO3 all do the same operation as the cells in AUTO4, with cell i computing the same operations as in Figure 6.11. All variables are set to zero before sample 0 enters cell 0 , and cell $i$ computes $R(i)$ for $0 \leq i<p$. This is an improvement since Figure 6.11 requires $p$ operations to get sample 0 into cell $p-1$, followed by $M-1$ operations to compute the coefficients. AUTO4 needs no initialization and requires M operations using the same cells as AUTO3.

### 6.2.1 Summary

Table 6.2 compares Ashajayanthi's algorithm (AUTO3) with the improved algorithm (AUTO4). Initialization times are included in the times in Table 6.2, but were omitted when computing the times in Table 5.2. AUTO4 is a faster algorithm than AUTO3 since it uses the same cells and does not require any initialization steps other than setting $R$ to zero before sample 0 is computed.


Figure 6.11. Ashajayanthi's SIMD autocorrelation method [ASV79] mapped to a VLSI processor array.


Figure 6.12 Improved VLSI processor array autocorrelation algorithm.

Table 6.2 Comparison between Ashajayanthi's SIMD autocorrelation algorithm (AUTO3) and an improved version (AUTO4).

|  | PEs | Additions | Multipli- <br> cations | Transfers | Broadcasts |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AUTO3 | $\mathrm{p}+1$ | $\mathrm{M}+\mathrm{p}+1$ | $\mathrm{M}+\mathrm{p}+1$ | $\mathrm{M}+\mathrm{p}+1$ | $\mathrm{M}+2 \mathrm{p}+2$ |
| AUTO4 | $\mathrm{p}+1$ | M | M | M | $\mathrm{M}+\mathrm{p}+1$ |

### 6.3. Linear Time Warp

The purpose of linear time warping (LTW) is to take an utterance R(j) for $0 \leq \mathrm{j}<\mathrm{J}$ and stretch or shrink it to an utterance $\mathrm{T}(\mathrm{i})$ for $0 \leq \mathrm{i}<\mathrm{I}$. Elements of $R(j)$ and $T(i)$ are vectors of LPC coefficients. The following equations show the relationship between $R()$ and $T()$.

$$
\begin{equation*}
T(i)=(1-s) * R(j)+s * R(j+1), \quad i=1, \ldots, I \tag{6.3}
\end{equation*}
$$

where

$$
\begin{align*}
& \mathrm{j}=\left\lfloor(\mathrm{i}-1) \frac{(\mathrm{J}-1)}{(\mathrm{I}-1)}+1\right\rfloor  \tag{6.4}\\
& \mathrm{s}=(\mathrm{i}-1) \frac{(\mathrm{J}-1)}{(\mathrm{I}-1)}+1-\mathrm{j}
\end{align*}
$$

One method to compute $T(i)$ in parallel is to have PE i compute $T(i)$ for $0 \leq \mathrm{i}<\mathrm{I}$. A second method is to compute the vector/scalar products $(1-s) R(j)$ and $s R(j+1)$ in parallel (i.e. have PE $k$ compute element $k$ of vector $T(i))$. The following sections discuss each method.

### 6.3.1. Method One

The algorithm in Figure 6.13 does a linear time warp from $J$ frames to I frames on an SIMD machine. It uses equations 6.3 and 6.4 to warp $R(j)$, $0 \leq j<J$, to $T(i), 0 \leq i<I$. Each element of $R(j)$ is a feature vector and $R(j)$ for $0 \leq j<J$ is one utterance. The algorithm assumes $R(j)$ is in PE $j$ for $0 \leq \mathrm{j}<\mathrm{J}$. Method one has three cases, one where $\mathrm{J}<\mathrm{I}$, another where $\mathrm{J}=\mathrm{I}$, and finally where $J>I$. The following sections give examples for how the algorithm works when $J<I$ and $J>I$. The $J=I$ case is a simple copying operation as is not discussed here.

| Problem: | Take J samples in PEs 0 through $\mathrm{J}-1$ and linearly warp them to I samples in PEs 0 through I-1. |
| :---: | :---: |
| Input: | The input frames R are stored with $\mathrm{R}[\mathrm{j}]$ in PE j . $J$ is equal to the number of input frames. |
|  | I is equal to the number of output frame. |
| Output: | T (i] will contain the linearly warped output in PEs 0 through $1-1$. |


| Line | Time in $\mu \mathrm{s}$ |  |
| :---: | :---: | :---: |
| 1 | 1.5 | IF $(\mathrm{I}=\mathrm{J})$ THEN |
| 2 | 32.25 | $T \leftarrow R$ |
| 3 | 2 | RETURN |
| 4 |  |  |
| 5 | 24.5 | factor $\leftarrow(\mathrm{J}-1) /(\mathrm{l}-1)$ |
| 6 | 26.24 | $\mathrm{i}-$ [ADDR/factor $]$ |
| 7 |  |  |
| 8 |  | /* |
| 9 |  | If data is being expanded, move input data to |
| 10 |  | cover all output PEs. |
| 11 |  | */ |
| 12 | 2 | IF (I > J) THEN |
| 13 | 3 | USE Shift + 1 |
| 14 | 3.5 | FOR $\mathrm{k} \leftarrow 1$ TOI-J |
| 15 | 6.5 | WHERE(ADDR < i) DO |
| 16 | 7.5 | TRANSFER i |
| 17 | 127.5 | TRANSFER R |
| 18 | 2 | ENDWHERE |
| 19 | 0.5 | $\mathrm{i}-\mathrm{ADDR}$ |
| 20 |  |  |
| 21 | 11.25 | tmp $\leftarrow \mathrm{i} *$ factor +1 |
| 22 | 2.5 | $\mathrm{j} \leftarrow \mid t \mathrm{mp}$ 〕 |
| 23 | 1.25 | $s+t m p-j$ |
| 24 | 3 | USE Shift -1 |
| 25 | 96.5 | TRANSFER R to R 1 |
| 26 | 217 | $\mathrm{T} \leftarrow(1-\mathrm{s}) * \mathrm{R}+\mathrm{s} * \mathrm{R} 1$ |
| 27 |  |  |
| 28 |  | /* |
| 29 |  | Shift new T's down until only I PEs are occupied |
| 30 |  | */ |
| 31 | 1.75 | IF (I < J ) THEN |
| 32 | 3 | FOR k ¢ 1 TO J-I |
| 33 | 7.5 | TRANSFER i TOi_tmp |
| 34 | 6.5 | WHERE(i_tmp $\leq$ ADDR) DO |
| 35 | 92 | TRANSFER T |
| 36 | 0.5 | i ¢ i_tmp |
| 37 | 2 | ENDWHERE |

Figure 6.13. SIMD algorithm to do linear time warp. Numbers right of line number are the execution times assuming an 8 MHz 68000 . (See Section 7.5.)

### 6.3.1.1. Ar Example of Expanding $J=5$ Frames to $I=\gamma$ Frames

Suppose $J=5$ and $I=7$. Since $J<I$, the data is being expanded. Using equations (6.3) and (6.4) we have:

$$
\begin{align*}
& T(1)=R(1) \\
& T(2)=\frac{1}{3} R(1)+\frac{2}{3} R(2) \\
& T(3)=\frac{2}{3} R(2)+\frac{1}{3} R(3) \\
& T(4)=R(3)  \tag{6.5}\\
& T(5)=\frac{1}{3} R(3)+\frac{2}{3} R(4) \\
& T(6)=\frac{2}{3} R(4)+\frac{1}{3} R(5) \\
& T(7)=R(5)
\end{align*}
$$

Line 6 computes $i$ in each PE based on the PE's address. R(j) can be computed in PE k by using $R$ in PE k and $R$ in PE k+1. Figure 6.14 shows the PEs and their $i$ values. Notice 1 and 4 are missing from the $i$ column. Lines 12-18 shift the data so that $T(i)$ can be computed in PEs 0 through 6. This is done by comparing ADDR to i. If ADDR < i, (as in PEs 2 through 5), $i$ and $R(i)$ are shifted from PE $k$ to PE $k+1$. This happens I-J times as shown in Figure 6.13. Now $i$ is assigned ADDR in PEs 0 through 6 and $R$ is transferred from PE k to R1 in PE k-1 in line 25. Line 26 then does the computations of the equations in 6.5 in parallel, leaving $T(i)$ in PE i for $0 \leq i<I$.

In general, if $\mathrm{J}<\mathrm{I}$, the $\mathrm{R}(\mathrm{j}$ )'s are then shifted between the PEs until I PEs are used, and PE i contains the two $R($ )'s needed to compute $T(i)$.

### 6.3.1.2. An Example of Compressing $J=7$ Frames to $I=5$ Frames

Now suppose $\mathrm{J}=\mathbf{7}$ and $\mathrm{I}=5$, then the following assignment must be made:

| PE | R | i | After one transfer |  | Aiter two transfers |  | After line 25 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | i | R | i. | R | i | R1 |  | $s$ |
| 0 | $\mathrm{R}(0)$ | 0 | 0 | $\mathrm{R}(0)$ | 0 | $\mathrm{R}(0)$ | 0 | $\mathrm{R}(0)$ | 1 | 0 |
| 1 | $\mathrm{R}(1)$ | 2 | 0 | $\mathrm{R}(0)$ | 0 | $\mathrm{R}(0)$ | 1 | R(1) | 1 | 2/3 |
| 2 | R(2) | 3 | 2 | $\mathrm{R}(1)$ | 2 | $R(1)$ | 2 | $\mathrm{R}(2)$ | 2 | 1/3 |
| 3 | R(3) | 5 | 3 | $\mathrm{R}(2)$ | 3 | $\mathrm{R}(2)$ | 3 | $\mathrm{R}(2)$ | 3 | 0 |
| 4 | R(4) | 6 | 5 | R(3) | 3 | R(2) | 4 | $\mathrm{R}(3)$ | 3 | 2/3 |
| 5 |  |  | 6 | R(4) | 5 | $\mathrm{R}(3)$ | 5 | $\mathrm{R}(4)$ | 4 | 1/3 |
| 6 |  |  |  |  | 6 | R(4) | 6 | $\mathrm{R}(0)$ | 5 | 0 |

Figure 6.14. Data flow for LTW for expanding from $J=5$ to $I=7$ frames.

$$
\begin{align*}
& T(1)=R(1) \\
& T(2)=\frac{1}{2} R(2)+\frac{1}{2} R(3) \\
& T(3)=R(4)  \tag{6.6}\\
& T(4)=\frac{1}{2} R(5)+\frac{1}{2} R(6) \\
& T(5)=R(7)
\end{align*}
$$

This is done by the transfer of lines 24 and 25. Figure 6.15 shows the data in each PE after the transfer. The boldface values in the T columns indicate those PEs that are disabled after line 34. Recall that if a PE is disabled, it can pass data to other PEs, but other PEs cannot pass their data to it. Notice the equations in (6.6) can now be computed simultaneously, with PEs 2 and 5 computing values that are not needed ("junk" values). Lines 31-37 then shift the $T(i)$ values so that $T(i)$ is in PE i. Line 33 shifts the $i$ values from PE $k$ to i_tmp in PE $k-1$, then those PEs with ADDR $\geq i_{\text {_tmp put } i \text { tmp in } i \text {, and } R ~}^{\text {a }}$ gets the value of $R$ in PE $k+1$. $i$ is transferred to $i_{\text {tmp }}$ before comparing to ADDR since a disabled PE cannot receive data. This, in effect, shifts good T(i) values over the junk values.

In general, if $\mathrm{I}>\mathrm{J}$, PE i computes $\mathrm{T}(\mathrm{i})$ and then the data is shifted so PE i contains $\mathrm{T}(\mathrm{i})$ for $0 \leq \mathrm{i}<\mathrm{I}$.

### 6.3.1.3. Time Complexity

Table 6.3 summarizes the time complexity for the linear time warp algorithm. The total number of PEs required is the maximum of $J$ and $I$. The $2 N$ products and the I additions in equation (6.3) are all done in parallel by line 26 of Figure 6.13. The rest of the algorithm is for shifting data so that each $R(j)$ and $T(i)$ value is placed in the correct PE. Some of this shifting overhead may be reduced depending on the arrangement of the data in the algorithms before and after the linear time warp algorithm.

| PE | After Line 26 |  |  |  |  |  | After first transfer |  |  | After second transfer |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R | R1 | i | j | s | T | i_tmp | T | i | i_tmp | T |  |
| 0 | $\mathrm{R}(0)$ | $\mathrm{R}(1)$ | 0 | 1 | 0 | T(0) | 1 | T(0) | 0 | 1 | T(0) | 0 |
| 1 | $\mathrm{R}(1)$ | $\mathrm{R}(2)$ | 1 | 2 | 1/2 | T(1) | 2 | T(1) | 1 | 2 | T(1) |  |
| 2 | $\mathrm{R}(2)$ | R(3) | 2 | 4 | 0 | junk | 2 | T(2) | 2 | 3 | T(2) | 2 |
| 3 | $\mathrm{R}(3)$ | R(4) | 2 | 4 | 0 | T(2) | 3 | T(3) | 3 | 4 | T(3) | 3 |
| 4 | R(4) | R(5) | 3 | 5 | 1/2 | T(3) |  | junk | 4 | 4 | T(4) |  |
| 5 | $\mathrm{R}(5)$ | R(6) | 4 | 7 | 0 | junk | 4 | T(4) | 4 | 0 | T(0) |  |
| 6 | $\mathrm{R}(6)$ | $\mathrm{R}(0)$ | 4 | 7 | 0 | T(4) | 0 | T(0) | 0 | 0 | T(0) |  |

Figure 6.15. Data flow for compressing $J=7$ frames to $I=5$ frames. Boldface indicates PEs which are disabled after line 34 of the algorithm in Figure 6.13.

Table 6.3 Time complexities of linear time warping algorithms.

| Method | One |  | Two |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Scalar | Vector | Scalar | Vector |
| Number of PEs | $\max (\mathrm{J}, \mathrm{I})$ |  | p |  |
| Additions | 5 | 1 | $2 I+2$ | 0 |
| Multiplications | 1 | 2 | 3 I | 0 |
| Divisions | 2 | 0 | 1 | 0 |
| Transfers | $\|\mathrm{J}-\mathrm{I}\|$ | $\|\mathrm{J}-\mathrm{I}\|+1$ | 0 | 0 |

### 6.3.2. Method Two

The second approach to parallel linear time warping is to have PE $k$ hold coefficient $k$ of frame $j$ for $0 \leq k<p$ and $0 \leq j<\max (J, I)$. Each vector/scalar multiplication is done in parallel. The algorithm is presented in Figure 6.16. The number to the right of the line numbers are the execution times in $\mu$ s when implemented on an SIMD machine (see Section 7.5). The number of PEs (cells) used is $p$, the number of coefficients per frame. This algorithm can be implemented on both the SIMD machine and the VLSI processor array (see Section 8.5 for details on the VLSI processor array). The time complexity is summarized in Table 6.3.

### 6.3.3. Summary

Method two is an improvement over method one in that it uses fewer PEs (cells) and does not require vector operations. Method one requires fewer operations overall, and will therefore execute in less time. The final consideration in choosing between these two methods is the arrangement of the data among the PEs (cells). The algorithm commonly preceding the linear time warp will be the LPC algorithm. The SIMD LPC algorithm leaves the data in the PEs in an arrangement that method two can used directly. To use method one, the data must be rearranged, which might require more time than will be saved by using the faster method one.

| Line | Time in $\mu \mathrm{s}$ |  |
| :---: | :---: | :---: |
| 1 | 1.75 | IF ( $\mathrm{M}=\mathrm{N}$ ) THEN |
| 2 | 111 | $\mathrm{T} \leftarrow \mathrm{R}$ |
| 3 | 2 | RETURN |
| 4 |  |  |
| 5 | 23.5 | factor $\leftarrow(\mathrm{M}-1) /(\mathrm{N}-1)$ |
| 6 |  |  |
| 7 | 2.75 | FOR $\mathrm{n} \leftarrow 0$ TO $\mathrm{N}-1$ |
| 8 | 11.25 | tmp $\leftarrow \mathrm{n} *$ factor +1 |
| 9 | 2.5 | $\mathrm{m} \leftarrow \mid \mathrm{tmp}{ }^{\text {¢ }}$ |
| 10 | 1.25 | s - tmp - m |
| 11 | 29 | $\mathrm{T} \leftarrow(1-\mathrm{s}) * \mathrm{R}(\mathrm{m})+\mathrm{s} * \mathrm{R}(\mathrm{m}+1)$ |

Figure 6.16. Algorithm for linear time warping using p PEs. Execution times are for an $8 \mathrm{MHz} \mathrm{MC68000}. \mathrm{(See} \mathrm{Section} \mathrm{7.5)}$.

### 6.4. Dynamic Time Warping

This section presents dynamic time warping algorithms for both the SIMD machine and the VLSI processor array. These algorithms have previously appeared in [YoSi82]. The SIMD algorithms assume that the feature vectors for the entire test word and all template feature vectors needed are stored in every PE memory. The PEs are complete processors, and a general interconnection network handles the needed inter-PE communications. The VLSI array algorithms assume that the cells have less memory, and that fast, fixed interPE transfers are a part of the system architecture. In these algorithms, the feature vectors shift from one cell to the next, and the computations are performed in a pipelined fashion.

### 6.4.1 SIMD Algorithms

This section presents two approaches to performing DTW on an SIMD machine. Both assume that the speech recognizer must compare the test template to W reference templates, and each PE contains complete test and reference templates. The serial-parallel approach uses up to W PEs in parallel with each PE doing a serial DTW using a different reference template. The parallel-parallel approach uses many PEs in parallel for each DTW match of the test template with a reference template.

### 6.4.1.1. Serial-Parallel (SP) SIMD Approach

A recognizer with a vocabulary of W templates can be implemented on a processor with $N \leq W$ PEs. Ii $W=N$, then PE $w$ contains template $w$, $0 \leq w<W$, from the vocabulary, so that every PE contains a different template. Each PE performs a serial DTW between its stored template and the input X. Recursive doubling [Ston80] is used to find the PE containing the
smallest distance, in $\log \mathrm{N}$ time, which represents the template most closely matching the input. See Section 2.6 for an example of recursive doubling.

All DTW algorithms compute the following steps:

1) computing the local distance $d(i, j)$;
2) the two multiplications and four additions in equation (4.7); and
3) two comparisons to find the minimum of three values.

These three steps are defined as one loop as discussed in Section 4.5.2. A serial DTW algorithm requires $\mathrm{W}\left(2 \mathrm{Ir}-\mathrm{I}-\mathrm{r}^{2}+r\right)$ loops to compute $\mathrm{W} D(A, B)$ s with the adjustment window r , and $\mathrm{WI}^{2}$ loops without. This does not take into account the possible time saved by pruning. The same algorithm on an SIMD machine with $N=W$ PEs requires $\left(2 I r-I-r^{2}+r\right)$ loops with the adjustment window, and $I^{2}$ without. This is an ideal speedup (i.e. by a factor of $N$ ) over the serial processor. However, if the serial processor uses pruning, the parallel approach will attain a less than ideal speedup. At least one comparison (the minimum distance match) is not pruned, so the time for the SIMD algorithm is not reduced by pruning. Since the time of the serial algorithm may be reduced by pruning, the SP algorithm will no longer attain a factor of N speedup. If $\mathrm{W}>\mathrm{N}$, (the vocabulary is larger than the number of PEs) then the SP algorithm can be run $\lceil\mathrm{W} / \mathrm{N}\rceil$ times to match all words. See Table 6.4 for a summary of these results.

### 6.4.1.2. Parallel-Parallel (PP) SIMD Approach

Two drawbacks to the SP approach are that pruning will not reduce the computation time unless all PEs can prune at the same time, and that there is no effective way to use $\mathrm{N}>\mathrm{W}$ PEs. In the parallel-parallel approach each DTW match uses several PEs. Equation (4.7) shows that $g(i-2, j-1)$ and $g(i-1, j-2)$ must be computed before computing $g(i, j)$. The $g(i, j)$ 's that can be computed in parallel are all $g(i, j) s$ for $i+j=2 k$ and $i+j=2 k+1$, for a fixed value of $k$ between 1 and $I$ inclusive. If $g(k)$ is defined as all $g(i, j)$ with $i+j=2 k$ and $\mathrm{i}+\mathrm{j}=2 \mathrm{k}+1$, all $\mathrm{g}(\mathrm{i}, \mathrm{j}) \mathrm{s}$ in $\mathrm{g}(\mathrm{k})$ can be computed in parallel. These $\mathrm{g}(\mathrm{k})$ depend only on $g(m)$ for $m<k$. Figure 6.17 shows two diagonal rows that represent a typical group of $g(i, j)$ in a given $g(k)$; the $g(m)$ for $m<k$ are "down" and "to the left" of the diagonal rows. Each $g(k)$ contains at most $2 \mathrm{r}+1$ points when using an adjustment window of size r . If no adjustment

Table 6.4. Summary of Parallel Dynamic Time Warping Algorithms.

| Algorithm | Adjustment Window | Number of PEs | $\triangle$ PEs per Word | Loops for 1 Word | Number of Loops for W Words | Operations per loop |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial | $\begin{aligned} & \text { no } \\ & \text { yes } \end{aligned}$ | $1$ | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{I}^{2} \\ & \mathrm{~K} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{WI}^{2} \\ & \mathrm{WK} \end{aligned}$ |  |
| SP | $\begin{gathered} \text { no } \\ \text { yes } \end{gathered}$ | $\begin{aligned} & >1 \\ & >1 \end{aligned}$ | $1$ | $\begin{aligned} & \mathrm{I}^{2} \\ & \mathrm{~K} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{W} / \mathrm{Nl}^{2} \\ & \mathrm{~W} / \mathrm{Nlk} \\ & \hline \end{aligned}$ | $\begin{gathered} 11 \mathrm{~d}, 2 \mathrm{~m} \\ 4 \mathrm{a}, \mathrm{c} 2 \\ \hline \end{gathered}$ |
| PP | no <br> yes | $\begin{aligned} & \geq 21 \\ & \geq 2 \mathrm{r}+1 \end{aligned}$ | $\begin{gathered} 21-1 \\ 2 \mathrm{r}+1 \end{gathered}$ | I | $I\left\{\begin{array}{l} \frac{W}{\lfloor(N) /(21-1)]} \\ \frac{w}{\lfloor(N) /(2 \mathrm{r}+1)!} \end{array}\right\}$ | 1ld,2m, <br> $4 \mathrm{a}, 2 \mathrm{c}, 4 \mathrm{t}$ |
| HSAC <br> (full) | no <br> yes | $I^{2}$ <br> K | $\mathbf{I}^{2}$ <br> K | $2 \mathrm{I}-1$ $2 \mathrm{I}-1$ | $\left.\begin{array}{l} 2 I-1+\left(\frac{\mathrm{W}-1}{\left[\mathrm{~N} / \mathrm{I}^{2}\right]}\right. \\ 2 \mathrm{I}-1+\left(\frac{\mathrm{W}-1}{[\mathrm{~N} / \mathrm{K}]}\right. \end{array}\right)$ | 1ld,2m,4a, $2 \mathrm{c}, \mathrm{sv}, 4 \mathrm{ss}$ |
| $\begin{aligned} & \text { HSAC } \\ & \text { (reduced) } \end{aligned}$ | no yes | 1 $\mathrm{r}+1$ | $\begin{gathered} \mathrm{I} \\ \mathrm{r}+1 \end{gathered}$ | $2 \mathrm{I}-1$ $21-1$ | $\begin{aligned} & (2 \mathrm{I}-1)\left[\left.\frac{\mathrm{W}}{\lfloor\mathrm{~N} / \mathrm{I}]} \right\rvert\,\right. \\ & (2 \mathrm{I}-1)\left[\frac{\mathrm{W}}{\lfloor\mathrm{~N} /(\mathrm{r}+1)]}\right] \end{aligned}$ | 11d,2m,4a, <br> 2c,sv,4ss |
| BAC | no <br> yes | $\begin{aligned} & 2 \mathrm{I}-1 \\ & 2 \mathrm{r}+1 \end{aligned}$ | $\begin{aligned} & 2 \Gamma-1 \\ & 2 \mathrm{r}+1 \end{aligned}$ | $1+\left(\begin{array}{c}\frac{1}{2} \\ 1+ \\ \frac{\mathrm{r}}{2}\end{array}\right)$ | $\left.\sqrt{I \int \frac{\mathrm{~W}}{[\mathrm{~N} /(2 \mathrm{I}-1)!}} \left\lvert\, \begin{array}{l} \mathrm{W} \\ \lfloor\mathrm{~N} /(2 \mathrm{I}+1)! \end{array}\right.\right]+\mathrm{I}_{\mathrm{r}} / 2 \mid$ | 1ld,2m,4a, <br> $2 \mathrm{c}, \mathrm{sv}, 4 \mathrm{ss}$ |


| SP: | Serial Parallel algorithm | Id: local distance calculation |  |
| :--- | :--- | :--- | :--- |
| PP: | Parallel Parallel algorithm | m: multiplication |  |
| HSAC: | High Speed Array Computer | a: addition |  |
| BAC: | Bilinear Array Computer | c: comparison |  |
| N: | number of PEs used | sv: | shift vector through pipe to adjacent PE |
| K: | 2Ir-1-r${ }^{2}+\mathrm{r}$ | ss: | shift scalar through pipe to adjacent PE |
| t: | transfer through SIMD interconnection network |  |  |



Figure 6.17. A set of $g(i, j)$ that can be computed in parallel, labeled with PE numbers.
window is used, each $\mathrm{g}(\mathrm{k})$ has a maximum of $2 \mathrm{I}-1$ points. Figure 6.18 shows the PP algorithm. The PEs are numbered $-\mathrm{r},-(\mathrm{r}-1), \ldots,-2,-1,0,1,2, \ldots, \mathrm{r}-1, \mathrm{r},{ }^{*}$ and PE $n$ computes $g(i, j)$ for $(i=k+n / 2, j=k-n / 2)$ for $n$ even, and $(i=k+(n+1) / 2, j=k-(n-1) / 2)$ for $n$ odd. Figure 6.19 is a data flow diagram for a lines $13-55$ of the PP algorithm with each box showing which $g(i, j)$ the given PE is computing and each column of boxs showing the contents of all PEs during a given loop in the algorithm. The arrows between PEs represent the data transfers with the $g$ transfers as solid lines and the $d$ transfers as dashed lines. The odd (even) numbered PEs correspond to the PEs in the top (bottom) row in Figure 6.17. This assumes that the feature vectors $\underline{a}_{i}$ and $\underline{b}_{j}$ are stored in the appropriate PEs before the start of the algorithm. Figure 6.20 is a data flow diagram for the PP algorithm. Each row of boxes indicates which $g(i, j)$ a given PE is computing during each loop of the algorithm. Each column shows which $g(i, j)$ s are computed in parallel for a given $k$ value. A total of $2 \mathrm{r}+1$ PEs per template are needed. If the SIMD machine has N PEs, $\lfloor\mathrm{N} /(2 \mathrm{r}+1)\rfloor$ templates can be matched in I parallel loops, requiring $\left[\frac{\mathrm{W}}{[\mathrm{N} /(2 \mathrm{r}+1)]}\right]$ I loops for a W template vocabulary. Both the SP and PP methods yield a speedup over the serial algorithm. The following section discusses a parallel DTW algorithm for the VLSI processor array. The section after that compares all the parallel DTW algorithm to each other.

### 6.4.2. VLSI Processor Array Algorithms

Burr, Weste, and Ackland [BAW81,BAW84,WBA83] have presented a high speed array computer (HSAC) in which an I by I grid of cells compares several vocabulary templates to the input template simultaneously. They also presented reduced arrays which can use as few as $\mathrm{r}+1$ cells to "sweep out" the I by I grid. The complexity analysis of the HSAC was presented in Section 5.6. The next section presents a bilinear VLSI array algorithm which incorporates some of the strategy used in the PP SIMD algorithm with the reduced arrays

[^6]\begin{tabular}{|c|c|c|}
\hline  \& \%
$\vdots$

*/ \&  <br>
\hline Line \& Time in $\mu \mathrm{s}$ \& <br>
\hline 1. \& \& PROCEDURE dtw <br>
\hline 2 \& 2 \& $\mathrm{g} \leftarrow 0$ <br>
\hline 3 \& 2 \& gold $\leftarrow 0$ <br>
\hline 4 \& 1.5 \& $d \leftarrow \infty$ <br>
\hline 5 \& 1.5 \& dold $\leftarrow \infty$ <br>
\hline 6 \& 28 \& WHERE ADDR $=0 \mathrm{DO}$ <br>
\hline 7 \& 2 \& $\mathrm{g} \leftarrow 0$ <br>
\hline 8 \& 2 \& ENDWHERE <br>
\hline 9 \& \& ¢ $\because$. $\quad$. <br>
\hline 10 \& 4.75 \& Xindex $\leftarrow+\{\mathrm{ADDR} / 2\}$ <br>
\hline 11 \& 4.75 \& Yindex $\leftarrow-\lfloor$ ADDR /2] <br>
\hline 12 \& \& <br>
\hline 13 \& 1 \& FOR $k-1$ TOIDO <br>
\hline 14 \& 124 \& compute d(Xindex, Yindex) <br>
\hline 15 \& 10.5 \& WHERE ADDR is even DO <br>
\hline 16 \& 2.5 \& $\therefore \quad . \quad$ dDTR $\leftarrow$ dold <br>
\hline 17 \& 2.5 \& gDTR $\leftarrow$ gold <br>
\hline 18 \& 8 \& ELSEWHERE <br>
\hline 19 \& 2.5 \& dDTR $\leftarrow \mathrm{d}$ <br>
\hline 20 \& 2.5 \& $g$ DTR $\leftarrow \mathrm{g}$ <br>
\hline 21 \& 8 \& ENDWHERE <br>
\hline 22 \& \& <br>
\hline 23 \& 3 \& USE Shift + 1 <br>
\hline 24 \& $5+\mathrm{NetD}$ \& TRANSFER dDTR TO dup <br>
\hline 25 \& $5+$ NetD \& TRANSFER gDTR TO gup <br>
\hline 26 \& \& <br>
\hline 27 \& 3 \& USE Shift-1 <br>
\hline 28 \& $5+$ NetD \& TRANSFER dDTR TO ddown <br>
\hline 29 \& $5+$ NetD \& TRANSFER gDTR TO gdown <br>
\hline 30 \& \& <br>
\hline 31 \& 7 \& WHERE $\mathrm{ADDR}=\mathrm{r} \mathrm{DO}$ <br>
\hline 32 \& 1.5 \& gdown $\leftarrow \infty$ <br>
\hline 33 \& 2 \& ENDWHERE <br>
\hline
\end{tabular}

Figure 6.18. Parallel DTW program. Execution times are for an 8 MHz MC68000. (See Section 7.6.)


Figure 6.18. (Continued)


Figure 6.19. Data transfers into even and odd numbered PEs in PP algorithm.


Figure $6.20 \mathrm{~g}(\mathrm{i}, \mathrm{j})$ computations in PP algorithm with r even.
into a VLSI array structure. This work was reported in [YoSi82] and was developed independently of the HSAC reduced array [WBA83;BAW84].

### 6.4.2.1. A Bilinear Array Computer (BAC)

In general, the single diagonal HSAC uses $r+1$ cells per DTW comparison. Due to the interdependences discussed in the previous section, it can use no more than $r+1$ cells per DTW for general path restriction. The bilinear array computer (BAC) presented here restricts the path leading to a given point on the warping graph so that:

$$
\begin{aligned}
& g(i, j)=d(i, j)+\min \left[\begin{array}{c}
g(i-1, j-2)+2 d(i, j-1) \\
g(i-1, j-1)+d(i, j) \\
g(i-2, j-1)+2 d(i-1, j)
\end{array}\right] \\
& g(1,1)=2 d(1,1) .
\end{aligned}
$$

Because of this restriction, the BAC uses $2 \mathrm{r}+1$ cells per comparison, which results in it requiring half as many loops as the single diagonal HSAC. The single diagonal HSAC uses enough cells to compute one diagonal in Figure 6.17. The BAC uses enough cells to compute two diagonals of points for $g(k)$ shown in Figure 6.17. Figure 6.21a shows the cells are arranged in a bilinear array with the cells in the left column computing the $g(i, j) s$ for the lower diagonal, and the right column for the upper diagonal. Figure 6.21 b shows the data paths between adjacent cells. DTtop and DTbot are Data Transfer registers. Storing a value in DTtop in cell $i$ will transfer that value to DTbot in cell $i+1$. In general, the feature vectors $\underline{a}_{i}$ and $\underline{b}_{i}$ are piped in from opposite ends at the rate of one vector every loop. When $\underline{a}_{i}$ meets $\underline{b}_{j}$ in cell $i-j$, it computes $d(i, j)$ and $g(i, j)$ and sends them to cells $i-j+1$ and $i-j-1$. On the next loop, $a_{i}$ and $\underline{b}_{j+1}$ meet in cell $i-j+1$ and it computes $d(i, j+1)$ and $g(i, j+1)$ and sends them to cells $\mathrm{i}-\mathrm{j}+2$ and $\mathrm{i}-\mathrm{j}$. Figure 6.22 shows the data flow as a function of time. Figure 6.23 shows the instructions executed by each group of cells if $I$ is odd. If $I$ is even, the even cells execute the group $B$ instructions and the odd cells execute the group $A$. The instruction "a vector down" means to transfer the "a" vector from cell i to cell $\mathrm{i}-2$ for $-(\mathrm{I}-2)<\mathrm{i}<\mathrm{I}-2$ and transfer in a new "a" vector into both cell $\mathrm{I}-1$ and cell $\mathrm{I}-2$. The instruction " b vector up" is similar to "a vector down" but for the " $b$ " feature vector.


Figure 6.21 a) Bilinear array of cells. b) Data paths between cells in left and right columns.


Figure 6.22 Data flow in BAC algorithm.

## Even numbered cells <br> Group A

a vector down
b vector up
compute d
DTtop $\leftarrow d$
DTbot $\leftarrow d$
$g \leftarrow d+\min \left[\begin{array}{c}g . \text { bot.old }+2 \text { d.bot } \\ g+d \\ g . t o p . o l d+2 d . t o p\end{array}\right]$
g.top.old $\leftarrow$ g.top
g.bot.old $\leftarrow$ g.bot
g.top $\leftarrow$ DTtop
g. bot $\leftarrow$ DTbot
d.bot $\leftarrow$ DTbot
d.top $\leftarrow$ DTtop

DTtop $\leftarrow \mathrm{g}$
DTbot $\leftarrow \mathrm{g}$

Odd numbered cells
Group B
a vector down
b vector up
compute d
d.bot $\leftarrow$ DTbot
d.top $\leftarrow$ DTtop
$g \leftarrow d+$ min $\left[\begin{array}{c}g . b o t+2 d . b o t \\ g+d \\ g . t o p+2 d . t o p\end{array}\right]$

DTbot $\leftarrow \mathrm{g}$
DTtop $\leftarrow \mathrm{g}$
DTtop $\leftarrow d$
DTbot $\leftarrow d$
g.bot $\leftarrow$ DTbot
g.top $\leftarrow$ DTtop

Figure 6.23. Instructions executed during one loop of the BAC algorithm for I odd. (Exchange columns for I even).

This array computes only one DTW at a time so its throughput is less than the full array HSAC, but it uses twice as many cells as the single diagonal reduced array, so it takes half as long for a comparison. If the BAC requires $n$ cells, and $N>n$ cells are available, 【N/n】arrays can be built, and $\lfloor N / n\rfloor$ DTWs can be computed simultaneously. The time to compute one DTW is the number of loops from the time $\underline{\mathbf{a}}_{1}$ enters the array until $\underline{a}_{1}$ enters cell 0 . This time is $\lceil\mathbf{I} / 2\rceil$ loops to get the first $\underline{\mathbf{a}}_{1}, \underline{b}_{1}$ pair to cell 0 , and I loops until $\underline{a}_{I}, \underline{b}_{I}$ arrive at cell 0 , giving a total time of $I+\lceil I / 2\rceil$ loops. The $\mathbf{a}_{1}, b_{1}$ values for the second template follow the $\underline{a}_{\mathfrak{l}}, \underline{\underline{b}}_{\boldsymbol{I}}$ values of the first template, so the initial $\lceil\mathbf{I} / 2\rceil$ loops used to get $\underline{a}_{1}, \underline{b}_{1}$ into cell 0 are not needed for the DTWs that follow. With an adjustment window $r$, the algorithm needs only $2 r+1$ cells and $r+2 I$ loops.

### 6.4.3. Summary of Results

Table 6.4 summarizes the above results. The column labeled "Number of PEs" lists the minimum number of PEs (cells) needed to use the algorithm. The $\triangle \mathrm{PE}$ column is the number of PEs (cells) to be added to do another match in parallel. The fifth and sixth columns list the number of loops needed to do one match and $W$ matches. The last column shows the operations done during one loop.

The serial and SP algorithms require the same operations per loop. The PP algorithm requires inter-PE transfers of the $d$ and $g$ values, which may increase the total loop time. Based on proposed general interconnection networks (e.g., [SiMc81a,SiMc81b]), the transfer time will be negligible compared to the time to compute the local distances. Depending on the implementation, it may be possible to overlap the transfers with the computations, so that little or no extra time is incurred. The loop times for the HSAC and the BAC will be about equal. The operation counts for the SIMD and array algorithms differ significantly; however, time differences will depend on specific implementations. The predominant difference in operation counts arise because the serial and SMMD algorithms assume each PE contains the feature vector before the algorithm starts, whereas the VLSI array algorithms require shifts to bring the test and vocabulary vectors into the cells. The $A$ and $B$ vector shifts occur
simultaneously, so the time required is for the transfer of one feature vector. The times to transfer $d$ and $g$ values may also differ, since the PP algorithm uses a general interconnection network, whereas the VLSI array uses a less general (but most likely faster) fixed pipeline between adjacent cells. If transfer and computation steps can be overlapped, the loop times will be approximately equal, in spite of differences in the operations counts. Figures 6.24 and 6.25 show two plots of the number of loops needed to match $\mathrm{W}=100$ words of length $I=40$ vs. the number of PEs (cells) with and without an adjustment window. Figures 6.26 and 6.27 are the same as 6.24 and 6.25 except for $W=1,000$. In Figure 6.24 the BAC and RHSAC lines are plotted almost on top of each other. In Figure 6.25 the BAC, PP, and RHSAC lines are almost one top of each other, with the RHSAC requiring fewer loops in the 1 to 128 PE range. In Figure 6.26 all but the SP are plotted almost on top of each other. The SP requires fewer loops than the other algorithms when using 1 to about 384 PEs, and around 500 PEs, and around 1,000 PEs. In Figure 6.27, the BAC and PP lines are plotted exactly on top of each other, and the RHSAC is plotted slightly below the BAC and PP lines for certain numbers of PEs.

Figure 6.24 shows that the BAC takes a few more loops than the PP algorithm since it requires a few loops to initialize the array which the PP algorithm does not need. The figure also shows that the BAC algorithm requires fewer loops than the HSAC with 544 cells. Since the operations per loop are equivalent, the BAC will therefore be slightly faster. This speed is attained by reducing the number of idle cells. In the BAC , no cells are idle after \I/2 $\mathbf{~}$ loops, while the HSAC requires $2 I$ loops before all cells are in use. The PP and BAC algorithms can continue to reduce execution time by adding more PEs (cells), so for these algorithms/architectures, the machine size can be chosen to meet speed requirements.

Figures 6.26 and 6.27 show that when the vocabulary size is increased to 1,000 words, the SP program clearly requires the fewest loops. This is because each cell is executing a serial DTW program which has little overhead of parallelism.


Figure 6.24 Number of loops for $\mathrm{W}=100, \mathrm{I}=\mathbf{4 0}, \mathrm{r}=8$.


Figure 6.25. Number of loops for $W=100, I=40$, no window. HSAC not shown, since 1,600 PEs required.


Figure 6.26. Number of loops for $\mathrm{W}=1,000, \mathrm{I}=40, \mathrm{r}=8$.


Figure 6.27. Number of loops for $\mathrm{W}=1,000, \mathrm{I}=40$, no window. HSAC not shown, since $1,600 \mathrm{PEs}$ required.

### 6.5. Conclusions

Five parallel digital filtering algorithms, an autocorrelation, a linear time warp, and three parallel dynamic time warping algorithms were discussed. To choose the best algorithm, one must consider the need for flexibility, the type of processor used (PEs for SIMD or cells for the VLSI array) available. Also, when using the DTW algorithms the use of pruning and an adjustment window must be considered. The VLSI array algorithms are best suited for a dedicated task since the inter-cell connections are not easily changed. The SIMD interconnection and PEs are more general and could therefore be used to perform other tasks in a recognition system. All the algorithms provide significant speedups for these computationally intensive tasks.

## 7. SIMD MACHINE SIMULATION

This chapter presents the results of simulating many of the SIMD machine algorithms presented in the previous chapters. Section 7.1 describes the sim68 simulator that is used to run the simulations. These simulations allow the operations of the algorithms to be verified and also give an idea about the execution times of each algorithm assuming the use of current technology processors. The Sections 7.2 through 7.6 present the results of simulating some of the SIMD algorithms from Chapters 5 and 6. Each algorithm is presented as an individual program in these sections and Section 7.7 combines some of the programs into an SIMD machine based isolated word recognition system. This system can process input data sampled at 20 KHz and recognize a 1,000 word vocabulary in real time. Section 7.8 discusses the strengths and weaknesses of using an SIMD architecture for speech processing and suggests improvements to the architecture.

### 7.1. Simulating an SIMD Machine Using Sim68

The sim68 program performs an assembly language instruction level simulation of an SIMD machine [SiKu82]. All sim68 programs are written in MC68000 assembly language with the aid of many support programs such as a parallel assembler and loader. The following sections describe the different parts of the SIMD model from Chapter 2 that are simulated.

### 7.1.1. Simulating the PEs and the CU

Sim68 simulates the PEs and the CU in the SIMD machine as MC68000 microprocessors. The MC68000 is a state-of-the-art 16 -bit microprocessor [ToGu81,Mot79], and reasons for its selection are discussed in [SiKu82]. Among these reasons are:

1) It can operate on a variety of data sizes: bit, byte, word (16-bits), and long (32-bits).
2) It has a fast cycle time: from 8 to 12.5 MHz .
3) It has a large address space: 24 -bits.
4) It has a regular instruction set. See Figure A. 1 in Appendix A.

It has been shown in [SiKu82] that the execution of CU and PEs instructions can overlap by using an instruction queue between them. This overlap can result in a reduction in processing time. Sim68, however, assumes that there is no overlap and no delay time for broadcasting instructions to the PEs. Therefore, either the CU is executing an instruction, or the PEs are, but never both at the same time. This assumption means that the execution times given are conservative and might be reduced if an instruction queue were used.

### 7.1.1.1. The MC68000 Parallel Assembler

All programming for $\operatorname{sim} 68$ is done in MC68000 assembly language. The parallel assembler used is called pa68. Pa68 is loosely based on the Digital Equipment Corporation Macro 11 assembler [Dec]. The major differences between pa68 and a typical serial assembler are:

1) Instructions executed by the CU begin with a "c_", while PE instructions start with a " $p_{-}$".
2) Instructions opcodes may end with a $b, . w$, or an depending on whether the data operated on is byte (8-bits), word ( 16 -bits), or long (32-bits).
3) The word directive is used to define data in the CU and the PEs. When defining data in the PEs, argument $i$ of the word directive is stored in PE i-1. Therefore
would store the value 10 in PE 0,11 in PE 1, and so on.
4) Instructions starting with a capital letter such as Where(dO,EQ,d1) and Shift(d1) are macros defined to simulate the functions with the same name in Flock Algol. These are discussed in Section 7.1.2.
5) Unlike some assemblers, the opcode is followed by the source operand, which is followed by the destination operand as defined in [Mot79]. Therefore, p_mov.w d0,d1 moves the data in register d0 to d 1 in all active PEs.
6) The $c_{-} c m p$ instruction compares the destination to the source, so if the instructions

$$
\underset{\text { c_blt label }}{\text { c_cmp. }} \mathrm{d} 0, \mathrm{~d} 1
$$

are executed, the branch to label will occur if d 1 is less than d 0 . This is the reverse of the normal convention. Note that $p_{-} b l t$ does nothing since the CU must perform all the branching instructions.

Figure 7.1 is a sample listing of a Flock Algol algorithm. It is presented here as an example, and the details of its operation will be discussed in Section 7.2. It shows some of the features of Flock Algol and the conventions that will be used here in presenting algorithms and programs. The left most numbers in Figure 7.1 are the line numbers, while the next number on the line is the execution time, in $\mu \mathrm{s}$, of the statement running on an 8 MHz MC 68000 .

The block of comments before the first numbered line is a standard header that appears before each major program. Each section of the header is described in the following list.
Program Name gives the name of the program. This is sometimes referred to if there are several programs that perform the same function.
Algorithm will give the figure number of the corresponding Flock Algol code if the program is an assembly language program. The Flock Algol listing will give the figure number of the algorithm it is implementing.
Machine will be the SIMD machine.
Function will give a brief description of what the program does,
Precision lists the number of bits and format for the input, output, and any


Figure 7.1 Sample algorithm SIMD machine. The execution time assumes an 8 MHz MC68000.
other important variables used by the program.
Number of PEs will list the number of PEs used by the SIMD machine.
Parameters lists and describes the parameters that affect the execution times.
Input tells how the input data is distributed among the PEs in the SIMD
machine.
Output is the corresponding information as Input.
Cycles gives the number of machine cycles needed to process one input sample
for the SIMD machine. Typical Time gives the execution time in $\mu$ sor a typical speech recognition system.
Figure 7.2 is a listing of the assembly language program ${ }^{*}$ written for pa68 to implement the algorithm in Figure 7.1. The numbers on the left are the only part of the listing that would not appear as an input to pa68. They show how many cycles each instruction takes. To convert cycles to seconds, divide two by the clock rate and multiply by the number of cycles. Therefore, for an 8 MHz clock, divide the number of cycles by four to get the execution time in $\mu \mathrm{s}$.

Everything to the right of a semicolon in Figure 7.2 is a comment. The comments written in boldface type are the Flock Algol statements which correspond to the assembler statements which follow them. The number to the left of the Flock Algol statement but to the right of the semicolon is the line number of the corresponding Flock Algol listing.

Lines starting with the string \#include instruct pa68 to read in another file and process it. The speech processing programs commonly use the simd.h and the defs. $h$ include files. The include file simd. $h$ is listed in Figure A.2. All the data transfer registers, masking unit registers, and other special devices are memory mapped into the CU and PE address spaces. Simd.h defines where the various devices appear in the address spaces. It also defines macros for setting up the different interconnection functions and for data conditional masking. These are discussed later.

Figure A. 3 is the listing of the include file defs.h. Defs.h contains definitions for the parameters used by the different speech processing programs.

[^7]Program name: filter
Algorithm: Figure filter.1??
Machine: $\quad$ SIMD, simulated by a MC68000
Function: This program preemphasises the input speech data with a filter with the transfer function:
$H(z)=1-\operatorname{coef} * z^{-1}$
Number of PEs: N
Parameters: $\quad$ coef, The filter coef. (default $=0.95)$.
lnput format: The input data is stored in PEs 0 through $\mathrm{N}-1$. PE i contains sample i for $0 \leq i \leq N-1$.
Output: $\quad$ The output data is stored in PEs 0 through $\mathrm{N}-1$. PE i contains sample i for $0 \leq \mathrm{i} \leq \mathrm{N}$.
Cycles:
$130+\mathrm{NetD}$
Typical time:
$37 \mu \mathrm{~s}$
Register usage: (* means set by calling routine)
do pe used by macros d1 pe d2 pe tmp dat pe d7* pe WHOAMI (physical pe address) a0* pe points to input signal a1*: pe points to output signal
\#include "simd.h"
\#include "defs.h"

| ; | Data allocation for routine |
| :---: | :---: |
|  | .p_data ; Data stored in each PE |
| coef: | .word 0x8667,0x8667,0x8667,0x8667, \} |
|  | $0 \times 8667,0 \times 8667,0 \times 8667,0 \times 8667,1$ |
|  | $0 \times 8667,0 \times 8667,0 \times 8667,0 \times 8667$, |
|  | 0x8667,0x8667,0x8667,0x8667 |
|  | .p_bss |
| oldvalue: . $=.+$ | 2 ; Holds sample N -1 for next time |
|  | .globl filter |
|  | .c_text |
| filter: |  |
| 1 |  |
| ; 1 | USE Shift +1 |
| ; | Shift(\#1) ; Set up interconnection n |

Figure 7.2 Sim68 program to perform preemphasis filtering. Numbers to left are execution times in cycles.


Figure 7.2 (Continued)

### 7.1.2. Simulating the Interconnection Network

Sim68 does not simulate a given interconnection network. Instead, each PE has access to the following three registers:

DTRDEST Physical PE address of destination.
DTRIN Input to the interconnection network.
DTROUT Output from the interconnection network.
The DTRDEST register allows any PE to talk to any other PE. Setting DTRDEST to the appropriate values in each PE allows any interconnection function to be simulated. The programs presented here use only the Shift, Cube, and Permutation functions as described in Section 2.4. To assist the programmer, the macros $\operatorname{Shift}(x)$, Cube $(x)$, and $\operatorname{Perm}(x)$ define the given functions respectively. See Figure A. 2 for the actual macro definitions.

Most interconnection networks take some time for data to travel from the input to the output. The macro NetworkDelay() is defined to be a nop (no operation, i.e. an operation that does nothing) whose execution time is the same as the typical network transfer time. This value is assumed to be 18 cycles, or $4.5 \mu \mathrm{~s}$ based on the information in [BaLu81,BrSi82]. The interconnection network may have a transfer time as fast as 500 ns for a 16 -bit word [Ku84]. If such a network is used, or the transfers are overlapped with the execution time, the effective network could be zero. Therefore the case where the network delay is zero is also presented in many of the tables.

Some algorithms require the CU to make conditional branches based on data stored in the PEs, therefore there is a data path between PE 0 and the CU. Anything PE 0 writes into memory location TOCU will appear at the CU in memory location FROMPEO after one network delay time.

### 7.1.3. Simulating Broadcasts

Sim68 simulates broadcasts from the CU to all PEs by using self modifying code. The following two instructions will broadcast the data of size word in register $d 0$ in the $C U$ to register $d 1$ in all the active PEs:

$$
\begin{array}{ll}
\text { cmov.w } & \mathrm{do}, .+6 \\
\text { p_mov.w } & \# 0, \mathrm{~d} 1
\end{array}
$$

The first instruction writes the data in $d 0$ into the memory location containing the immediate data for the PE instruction. When the second instruction is broadcast to all active PEs, the new data goes with it. No additional network delays are encountered using this method. The macro Broadcast (in,out) is defined to broadcast data from register in in the CU to register out in the PEs using the above method.

### 7.1.4. Data Conditional Masking

Although the SIMD machine model presented in Chapter 2 includes both PE address masking and data conditional masking, sim68 simulates only data conditional masking. It uses a mask stack as presented in [ClSi83]. The following example shows how it is performed.

Suppose the following code is to be performed:
1 WHERE A $>$ B DO
$2 \quad \mathrm{C} \leftarrow \mathrm{A}$
3 ELSEWHERE
$4 \quad \mathrm{C} \leftarrow \mathrm{B}$
5 ENDWHERE
Line $\mathbf{1}$ is executed first in the active PEs by comparing A and B:

$$
\mathrm{p} \text { _cmp } \quad \mathrm{B}, \mathrm{~A}
$$

Next the flags set by the comparison are moved to the PE condition codes register (PECCR) of the masking unit:
p_mov.w sr,PECCR
Now the masking unit is given the desired condition:

## p_mov.b \#GT;PECCS

The PE condition code $s$ elect register (PECCS) tells the masking unit which condition must be met. At this point, all previously active PEs are still active. The CU now tells the masking unit to logically AND the negative of the current condition with the top of the mask stack and push the results on the mask stack. This is done by writing the proper code to the mask control register (MASKCTL):
c_mov.w. \#Pushs + NDataCond,MASKCTL
The negative of the condition enables the PEs for the ELSEWHERE condition. Next, the positive condition code is logically ANDed with the value second from the top of the mask stack and pushed on the mask stack:
c_mov.w \#Pushss + DataCond,MASKCTL
Now the PEs are enabled for the WHERE condition. The statements for line 2 are now executed in those PEs where the condition is true. The ELSEWHERE on line 3 is performed by popping the top of the mask stack:
c_mov.w \#Pop + DataCond,MASKCTL
Then the statements of line 4 are executed. Finally, line five is executed by again popping the mask stack:
c_mov.w \#Pop + DataCond,MASKCTL

Now all the PEs that were active before line 1 are again active.
Sim68 assumes that if all PEs should be disabled during a WHERE or an ELSEWHERE condition, the statements in that block will take no time to execute. This means the hardware must be able to detect that all PEs are disabled and ignore all PE instructions until some PEs are enabled again.

In most cases some PEs will execute the WHERE block, while some will do the ELSEWHERE block, making the execution time the total of both blocks plus the time for enabling and disabling the appropriate sets of PEs.

### 7.1.5. The Typical Speech Recognition System

The programs in the rest of the chapter frequently reference a typical speech recognition system. Table 7.1 lists the parameters for the typical system as used here. These parameters are for a high quality speech recognition system. Most speech recognition systems use 12 -bit input samples rather than the 16 -bit samples as shown in the table. Also, many high quality systems use an input data rate of 15 KHz , while this system can process data at 20 KHz . This system was chosen to be a conservative system, therefore, it requires more processor throughput than many high quality speech recognition systems.

Table 7.1 Parameters for the typical speech recognition system.

| Parameter | Variable Name | Value |
| :--- | :---: | :---: |
| Sample Rate |  | 20 KHz |
| Bits per Sample |  | 16, signed |
| Frame Size | M | 100 |
| Autocorrelation Coefs. | autocoef | 9 |
| LPC Coefs. | p | 8 |
| Bits per Coef. | I | 16 |
| LTW Output Frames | r | 40 |
| DTW Warping Path Width | $\mathbf{W}$ | 10 |
| Range in Vocabulary Size | $\mathbf{1}, \mathbf{0 0 0}$ words |  |

Execution times that are listed for the typical system are in $\mu$ s and assume the MC68000 uses an 8 MHz clock and data takes $4.5 \mu$ s to travel through the interconnection network.

### 7.1.6. Execution Times

Execution times for all $\operatorname{sim} 68$ simulations are given in cycles. This paper assumes that the MC 68000 runs at an 8 MHz clock rate which gives a register-to-register addition time of $0.5 \mu \mathrm{~s}$ for a word (16-bits) data size, or $1 \mu \mathrm{~s}$ for a long (32-bit) data size. A 16 by 16 bit signed multiply takes $8.75 \mu \mathrm{~s}$.

For each program an expression for the execution time is derived in terms of the parameters of the program. These times are given in terms of:
autocoef The number of autocorrelation coefficients used of LPC.

NetD The network delay time in cycles. $p \quad$ The number of LPC coefficients.
$r \quad$ The width of the dtw warping path.

In most speech processing systems $p=a u t o c o e f-1$. The times are given in an expanded form, for example:

$$
\begin{aligned}
\text { cycles }=\quad & 10+\text { autocoef }[(24+\text { NetD })+85+ \\
& (54+2 \mathrm{NetD}) \log \mathrm{N}+2+19]-23-\text { NetD }+1
\end{aligned}
$$

Each term corresponds roughly to the execution time between adjacent labels in the program being considered. In the example above, $(54+2 \mathrm{NetD}) \log \mathrm{N}+2$ would correspond to a loop that executed $\log \mathrm{N}$ times and contained two network transfers. These times do not include the overhead of a main program calling or returning from the given program.

### 7.1.7. Summary

Sim68 does a good job of simulating an SIMD machine. The important things to know about the simulations are:

1) All Flock Algol times are given in $\mu$ s assuming an 8 MHz clock and a $4.5 \mu \mathrm{~s}$ network delay time.
2) All pa68 times are given in cycles. Divide cycles by 4 to convert to $\mu \mathrm{s}$.
3) If all PEs are disabled, the PE instruction takes no time to execute.
4) The times are conservative because of the assumption that CU and PE instructions are not overlapped.

### 7.2. Digital Preemphasis Filtering

This section presents the SIMD implementation of the Flock Algol algorithm for preemphasis filtering. The filter transfer function is:

$$
H(z)=1-a z^{-1}
$$

where typically $a \simeq .95$. The preemphasis filter is used on the input speech data before autocorrelation analysis is done. To process telephone quality speech in real time, the filtering program must be able to filter 6,670 8-bit samples per second. Filtering high quality speech requires a sampling rate of 15 to 20 KHz using 11 to 12 bits per sample.

Figure A. 4 is a parallel MC68000 program to perform the preemphasis filtering on an SIMD machine as discussed in Section 6.1.8. The program uses 16-bit samples and $N$ PEs. It assumes the speech data is stored in the PEs before the program is executed. Sample i is stored in PE i for $0 \leq \mathrm{i}<\mathrm{N}$, where N is the number of PEs used. The output data uses the same arrangement as the input data. The total execution time is

$$
130+\mathrm{NetD}
$$

Where $N e t D$ is the network delay time in cycles. This time does not include approximately 26 cycle overhead of calling and returning from the routine. Table 7.2 lists the sampling rates using different network delays and different numbers of PEs. The parameters than are being changed are shown in boldface type. Using one PE may be fast enough since Table 7.2 shows that one PE can process data at a sample rate of 27 KHz which is greater than the rate needed for high quality speech processing. This is a lower bound on the maximum sampling rate since if the algorithm uses only one PE , the conditional masking can be replaced by branching instructions and the network transfers are not needed.

Table 7.2 Sampling rates for the SIMD preemphasis program using 16-bit signed data.

| Program | Preemphasis Filter |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{N}$ | 1 | 10 | 100 | 1 | 10 | 100 |
| Number of PEs | 1 | 10 | 10 | 1 | 10 | 100 |
| NetD | 0 | 0 | 0 | 18 | 18 | 18 |
| Transfers | 1 | 1 | 1 | 1 | 1 | 1 |
| Cycles | 130 | 130 | 130 | 148 | 148 | 148 |
| Time/Sample $(\mu s)$ | 32.5 | 32.5 | 32.5 | 37 | 37 | 37 |
| Max Sample Rate $(\mathrm{KHz})$ | 30 | 300 | 3,000 | 27 | 270 | 2,700 |

### 7.2.1. Summary

This section presented a parallel preemphasis filter program. It is able to process speech in real time using as few as 1 PE. By using more PEs, the program can process data at a higher sampling rate. This program assumes that the data was already in the PEs before the program is executed. This is a valid assumption if the program calling the filter program has already loaded the data.

The MC68000 processor is well suited for this type of speech processing since speech data typically uses 12 to 16 bits per sample. The 16 by 16 signed multiplication instruction and the 16 -bit signed addition instruction allow the MC68000 to compute the filtered signal quickly.

Filtering usually precedes the computation of autocorrelation coefficients. The next section presents the autocorrelation program and shows how it will work with the preemphasis filtering program to process speech.

### 7.3. Simulation of the Autocorrelation Algorithm

Autocorrelation plays an important role in many isolated word recognition systems. It is used to find the short term autocorrelation coefficients which are then used to find the LPC coefficients. Autocorrelation, as used here, is defined as:

$$
R(i)=\sum_{k=0}^{M-i-1} x(k) x(k+i) \quad 0 \leq i \leq \text { autocoef }
$$

where $R(i)$ are the autocorrelation coefficients and $x(m)$ is the input signal. For speech processing $M$ ranges from 100 to 300 samples, while autocoef is between 8 and $\mathbf{1 6}$ [Myer80]. For the typical system, $\mathrm{M}=\mathbf{1 0 0}$ and autocoef $=9$.

In this section, Siegel's autocorrelation algorithm, discussed in Section 5.1.1, is converted to a MC68000 assembly language program and sim68 is used to simulate an SIMD machine executing the program. Figure A. 5 is a listing of the program with the execution times, in cycles, on the left, and the corresponding Flock Algol statements as comments in boldface. This program assumes 16 -bit input data and keeps a 32 -bit sum. In general, the total execution time is:

$$
\begin{aligned}
\text { cycles } & =10+ \\
& \text { (autocoef) })(30+\mathrm{NetD})+85+(54+2 \mathrm{NetD}) \operatorname{logM}+2+18] \\
& -23-\mathrm{NetD}+1 \\
& =(\text { autocoef })(136+\mathrm{NetD}+(54+2 \mathrm{NetD}) \operatorname{logM}]-12-\mathrm{NetD}
\end{aligned}
$$

Each number in the first line roughly represents the execution time between adjacent labels in Figure A.5.

Table 7.3 gives the execution times for a typical speech application.

Table 7.3 Execution time for autocorrelation program using 16-bit signed inputs and a 32-bit signed sum.

| Program | auto |  | auto +filter |  |
| :---: | :---: | :---: | :---: | :---: |
| autocoef | 9 | 9 | 9 | 9 |
| M | 100 | 100 | 100 | 100 |
| $\operatorname{logM}$ | 7 | 7 | 7 | 7 |
| Number of PEs | 100 | 100 | 100 | 100 |
| NetD | 0 | 18 | 0 | 18 |
| Transfers | 134 | 134 | 135 | 135 |
| Cycles | 4,614 | 7,026 | 4,744 | 7,174 |
| Time | $1,153 \mu \mathrm{~s}$ | $1,757 \mu \mathrm{~s}$ | $1,186 \mu \mathrm{~s}$ | $1794 \mu \mathrm{~s}$ |
| Time/Sample | $11.53 \mu \mathrm{~s}$ | $17.57 \mu \mathrm{~s}$ | $11.86 \mu \mathrm{~s}$ | $17.94 \mu \mathrm{~s}$ |
| Max Sample Rate | 86 KHz | 56 KHz | 84 KHz | 55 KHz |


| Program | auto |  | auto + filter |  |
| :---: | :---: | :---: | :---: | :---: |
| autocoep | 17 | 17 | 17 | 17 |
| M | 100 | 100 | 100 | 100 |
| $\operatorname{logM}$ | 7 | 7 | 7 | 7 |
| Number of PEs | 100 | 100 | 100 | 100 |
| NetD | 0 | 18 | 0 | 18 |
| Transfers | 134 | 134 | 135 | 135 |
| Cycles | 8,726 | 13,316 | 8,856 | 13,464 |
| Time | $2,182 \mu \mathrm{~s}$ | $3,329 \mu \mathrm{~s}$ | $2,214 \mu \mathrm{~s}$ | $3,366 \mu \mathrm{~s}$ |
| Time/Sample | $21.82 \mu \mathrm{~s}$ | $33.29 \mu \mathrm{~s}$ | $22.14 \mu \mathrm{~s}$ | $33.66 \mu \mathrm{~s}$ |
| Max Sample Rate | 45 KHz | 30 KHz | 45 KHz | 29 KHz |

### 7.3.1. Effects of NetD on Execution Times

Selecting a value for NetD is difficult. The execution summaries use the values 0 and 18 cycles. 0 is used for a small or negligible delay [Ku84] or when the network transfer is overlapped with the instruction execution. 18 cycles, which is $4.5 \mu \mathrm{~s}$, is the value used in [BrSi82]. Another approach is to ask "What is the maximum value NetD can have and still allow the program to run in real time?" Combining the filtering and autocorrelation programs, as they would be in a typical speech system, gives an execution time of 4,744 cycle to process 100 samples for autocoef $=9$. There are 200 cycles between samples when using a 20 KHz sampling rate, therefore transfers can use $20,000-4,744=15,256$ cycles. The programs use 135 transfers, so each transfer can take 113 cycles or $28 \mu$ s per 16 -bit word. For example, the Poker system [Snyder82b] requires $12 \mu$ s per byte, or $24 \mu$ s per 16 -bit word for transfers which is less than the maximum delay of $28 \mu \mathrm{~s}$. An effective sampling rate of 85 KHz with no network delay is reduced to 20 KHz if the network delay is 28 $\mu$ s per 16 -bit word. This algorithm can tolerate a slow interconnection network and still process high quality speech in real time if autocoef $=0$. If autocoef $=17$, then 8,856 cycles are used leaving 11,144 cycles for the 256 transfers which is 43 cycles ( $10 \mu \mathrm{~s}$ ) per transfer.

### 7.3.2. Using Fewer PEs

The algorithm, as presented, must use as many PEs as there are samples in each frame. In a typical speech recognition system the frame size ranges from 100 to 400 samples which means 100 to 400 PEs must be used. The algorithm (auto/2) in Figure 7.3 can find the autocorrelation coefficients of a $\mathrm{M}=2 \mathrm{~N}$ sample frame using N PEs. Before execute, PE i contains samples i and $\mathrm{i}+\mathrm{N} / 2$ for $0 \leq \mathrm{i} \leq \mathrm{N}$. As before, the data is shifted between the PEs so that when autocorrelation coefficient $j$ is being computed, PE $i$ contains samples $i$ and $i+j$, and samples $i+N / 2$ and $i+j+N / 2$. Since each $P E$ contains two samples, two transfers must be used to get this arrangement. The product of samples i and $\mathrm{i}+\mathrm{j}$ for $0 \leq \mathrm{i} \leq 2 \mathrm{~N}$ is found using two multiplication steps per PE and the sum of the products is found using recursive doubling.

| Algorithm Name: | auto/2 |
| :--- | :--- |
| Section: | 7.3 .2 |

Machine: SIMD
Function: $\quad$ This program finds the autocorrelation coefficients of input speech data using half as many PEs as samples in a frame.
Number of PEs: N
Transfers: $\quad$ Shift( -1 ), Cube
Masking: Data Conditional
Parameters: autocoef, The number of coefs. to find.
N , The number of PEs in use.
NetD, The interconnection network
delay time in cycles.
Input: $\quad$ The input data is stored in PEs 0 through $\mathbf{N - 1}$ with $P E i$ containing sample $i$ and $i+N / 2$ for $0 \leq i \leq N$.
Output: The autocorrelation coefficients, R(i),
for $0 \leq \mathrm{i} \leq$ autocoef-1 appear in PE i for $0 \leq i \leq N$ (i.e, each $P E$ contains every coefficient).
Cycles: autocoef[136+NetD $+(54+2 N e t D) \log N]-12-\operatorname{NetD}$
Typical Time: $\quad 1,757 \mu s$ for autocoefs $=9, N e t D=18$, and $\log N=7$.
Variable Usage: (* means set by calling routine)
ADDR: Address of PE (e.g. ADDR $=0$ in PE 0).
L : $\quad$ on completion, PEs $0-\mathrm{L}$ will contains $\mathrm{R}(\mathrm{i})$.
partsum: temporary variable holding a partial sum.
R(): autocorrelatin coefficients.
sig1:* $\quad$ first half of input signal (sample i)
sig2:* second half of input signal (sample i+N/2)
slast1: after stage i: "slast" in PE $m$ holds sig( $m+i$ ).
slast2: after stage i: "slast" in PE m
holds $\operatorname{sig}(\mathrm{m}+\mathrm{N} / 2+\mathrm{i})$.
$* 1$
Line Time in $\mu \mathrm{s}$
$1 \quad 1.75$

$$
\begin{aligned}
\text { slast } 1 \leftarrow \text { sig } 1 \quad & / * \text { After stage } I \text {, "slast" in } \\
& \text { PE } m \text { holds sig }(m+i) * / \\
\text { slast2 }-\operatorname{sig} 2 \quad & \text { /* After stage } I, \text { slast" in } \\
& \text { PE } m \text { holds sig }(m+i) * /
\end{aligned}
$$

FOR $\mathrm{i}-0$ TO pDO
IF i $\neq 0$ THEN
USE Shift(-1)
DTRin ~ slast1
TRANSFER
slast1 — DTRout
DTRin - slast2
TRANSFER
slast2 - DTRout

Figure 7.3 Algorithm for autocorrelation using N PEs for a frame size of 2 N . The execution times assume an 8 MHz MC68000. (See Section 7.3.2.)

15
16
17

```
WHERE(ADDR,EQ,N-1)
    tmp \leftarrow slast1
    slast1 }\leftarrow\mathrm{ slast2
    slast2}\leftarrow\textrm{tmp
ENDWHERE
partsum \leftarrow0
WHERE ADDR < M-i DO
    partsum}\leftarrow\operatorname{slast2 * sig2
ENDWHERE
partsum \leftarrow partsum + slast1 * sig1
FOR j
    USE Cube(j)
    TRANSFER partsum TO tmp
    partsum \leftarrow tmp + partsum
R(i)}\leftarrow\mathrm{ partsum
```

Figure 7.3 (Continued)

Figure A. 6 is a listing of the corresponding program. The time complexity for auto/2 is:

$$
\begin{aligned}
\text { cycles }= & 18+(\text { autocoef })[(84+2 \mathrm{NetD})+87+44+(54+2 \mathrm{NetD}) \log \mathrm{N}+2+19]- \\
& 77-2 \mathrm{NetD}+1 \\
& =(\text { autocoef })[236+2 \mathrm{NetD}+(54+2 \mathrm{NetD}) \log \mathrm{N}]-58-2 \mathrm{NetD}
\end{aligned}
$$

In the proposed speech recognition system using 100 PEs , the autocorrelation program uses 7,174 cycles when autocoef $=9$, the frame size is 100 samples, and $\operatorname{NetD}=18$. If 50 PEs are used, auto/2 uses 7,214 cycles which is a sampling rate of about 55 KHz . Auto/2, using 50 PEs , requires 188 cycles more than auto, using 100 PEs , which is about $3 \%$ more. This is a surprisingly small increase in execute time. Examining the time complexity equations for auto and auto/2 shows that auto requires $136+$ NetD cycles to perform the Shift transfer and find the product of two samples. Auto/2 requires $236+2 N e t D$ cycles to compute the same values, therefore needing almost twice as many cycles. Auto requires $(54+2 \mathrm{NetD}) \log \mathrm{M}$ cycles to find the sum of the products using recursive doubling, while auto/2 uses $(54+2 \mathrm{NetD}) \log N$ cycles where $\mathrm{N}=\mathrm{M} / 2$. Therefore since auto/2 has two samples per PE, it requires one less pass through the interconnection network, so it uses $54+2 \mathrm{NetD}$ fewer cycles to compute the sum. The time saved by auto/2 having two samples per PE is slightly less than the extra time it uses to compute the product of two samples per PE , therefore there is only a slight increase in the total computation time.

The same techniques that converted auto to auto/2 can be applied to further reduce the number of PEs used, while increasing the execution time. In general, if there are more samples per each frame than PEs, the algorithm can be modified so each $P E$ will compute $\lceil M / N\rceil$ products where $M$ is the number of samples per frame and N is the number of PEs.

### 7.3.3. Increasing the Throughput Through Serialism

The previous section showed that using half as many PEs resulted in only a $3 \%$ increase in the execution time. This result can be used to increase the throughput while using the same number of PEs. Suppose a system uses 100 samples per frame, and has 100 PEs. The execution time will be 7,026 cycles if
autocoef $=9$ and $\operatorname{NetD}=18$. The system can process two frames at a time if PEs 0 through 49 process the first frame, and PE 49 through 99 process the second frame using a modified version of auto/2. The total execution time will be roughly 7,214 cycles (there will be some over head due to processing two frames at a time.) The average execution time per frame is then $\mathbf{7 , 2 1 4 / 2}=$ 3,607 cycles which is $52 \%$ of the cycles used when processing only one frame at a time.

The above technique could be repeated until 100 frames are being processed in parallel with the 100 PEs doing one frame each. This will certainly increase the throughput, but it will also increase greatly the delay between the time a sample enters the system, and the time the autocorrelation coefficients are computed. This is probably not appropriate for an environment in which real-time processing is desired.

### 7.3.4. Summary

This section presented a program implementing a parallel autocorrelation algorithm. Using $\mathrm{M}=\mathrm{N}$ PEs it can find the first autocoef $=9$ autocorrelation coefficients of an $\mathrm{M}=\mathbf{1 0 0}$ sample frame of speech in $1.7 \mu \mathrm{~s}$. This gives an effective sample rate of 56 KHz which is more than sufficient for high quality speech processing. Each additional coefficient computed takes $194.5 \mu \mathrm{~s}$. Combining autocorrelation with the preemphasis filter program from the previous section gives a sampling rate of 55 KHz which is more than enough for high quality speech recognition. Some high quality speech processing uses autocoef $=17$ coefficients, which gives a sampling rate of 29 KHz which is still more than enough for high quality speech.

The input data is arranged with one 16 -bit sample per PE with PE i containing sample i for $0 \leq \mathrm{i}<\mathrm{N}$. This is the same as the output format of the filter program. The output has PEs 0 through autocoef containing all the autocorrelation coefficients.

Fewer PEs than samples in a frame can be used without greatly increasing the execution time. Although the throughput can be increased by computing several frames in parallel using a fewer PEs per frame, the delay time between an input and an output will. increase.

The hardware is well suited for this problem since it has a 16 by 16 -bit signed multiplications and 32 -bit additions. These built-in instructions which perform operations on data the same size as the problem's data size make programming the SIMD machine a straightforward task.

### 7.4. Simulation of the Linear Prediction Algorithm

Linear predictive coding (LPC) is frequently used in both speech synthesis and recognition. The LPC coefficients model the vocal tract as an all pole filter, and the error signal from the coding; models the excitation of the vocal chords. A speech recognition system divides the the speech signal into 10 to 20 ms frames and finds the LPC coefficients for each frame. Therefore, a realtime system that inputs data at 10 KHz to 20 KHz must process one frame of between 100 and 400 samples every 10 to 20 ms . Generally 16 -bit coefficients are used, but some applications can use as few as 10 bits [MaGr74].

Figure A. 7 is the listing of a program that finds the LPC coefficients given the autocorrelation coefficients. It is based on the algorithm in Figure 5.7. The input data is arranged so each PE contains all the autocorrelation coefficients ( $\mathrm{R}(\mathrm{i})$ for $0 \leq \mathrm{i}<$ autocoef). The output data has LPC coefficient i stored in $\mathrm{PE} \mathrm{i}-1$ for $1 \leq \mathrm{i} \leq \mathrm{p}$.

The program uses fixed point arithmetic. The position of the decimal point is shown in the right column. The code $d \#=x, y$ means that in register $d \#, x$ bits are to the left of the decimal point, and $y$ bits are to the right.

The total execution time for the program is:

$$
\begin{aligned}
& \text { cycles }= 26+\mathrm{p}[92+(54+2 \mathrm{NetD}) \log (\mathrm{p})+2+112+ \\
&\quad 125+88+81+\mathrm{NetD}+13]-\mathrm{NetD}-65+1 \\
&= \mathrm{p}[513+\mathrm{NetD}+(54+2 \mathrm{NetD}) \log (\mathrm{p})]-38-\mathrm{NetD}
\end{aligned}
$$

where each number in the first line roughly represents the time between labels in Figure A.7. Table 7.4 gives the execution times for a typical speech application. Computing the LPC coefficients alone can be done at a rate of 62 KHz assuming 100 samples per frame, 8 coefficients and $\mathrm{Net} \mathrm{D}=18$ using 8 PEs. A typical speech processing system would preemphasize the signal and find the autocorrelation coefficients before finding the LPC coefficients. Using the previous filtering and autocorrelation programs, this can be done with a sampling

Table 7.4 Execution times for LPC program and filter + auto + lpe programs.

| Program | LPC |  | filter + auto + LPC |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{p}$ | 8 | 8 | 8 | 8 |
| $M$ | 10 | 100 | 100 | 100 |
| Number of PEs | 8 | 8 | 100 | 100 |
| NetD | 0 | 18 | 0 | 18 |
| Transfers | 55 | 55 | 190 | 190 |
| Cycles | 5,362 | 6,352 | 10,106 | 13,526 |
| Time | $1,341 \mu \mathrm{~s}$ | $1,588 \mu \mathrm{~s}$ | $2,527 \mu \mathrm{~s}$ | $3,391 \mu \mathrm{~s}$ |
| Time/Sample | $13.41 \mu \mathrm{~s}$ | $15.88 \mu \mathrm{~s}$ | $25.27 \mu \mathrm{~s}$ | $33.82 \mu \mathrm{~s}$ |
| Max Sample Rate | 74 KHz | 62 KHz | 39 KHz | 29 KHz |


| Program | LPC |  | filter + auto + LPC |  |
| :---: | :---: | :---: | :---: | :---: |
| P | 16 | 16 | 16 | 16 |
| M | 100 | 100 | 100 | 100 |
| Number of PEs | 8 | 8 | 100 | 100 |
| NetD | 0 | 18 | 0 | 18 |
| Transfers | 143 | 143 | 399 | 399 |
| Cycles | 11,626 | 14,200 | 20,482 | 27,664 |
| Time | $2,907 \mu \mathrm{~s}$ | $3,550 \mu \mathrm{~s}$ | $5,121 \mu \mathrm{~s}$ | $6,916 \mu \mathrm{~s}$ |
| Time/Sample | $29.07 \mu \mathrm{~s}$ | $35.50 \mu \mathrm{~s}$ | $51.21 \mu \mathrm{~s}$ | $69.16 \mu \mathrm{~s}$ |
| Max Sample Rate | 34 KHz | 28 KHz | 19 KHz | 14 KHz |

rate of 29 KHz , which is sufficient for high quality speech.
A sample rate of 20 KHz and a frame size of 100 samples gives 20,000 cycle between frames. The three programs use 10,052 cycles leaving at most 9,948 cycles for network delays. Since 190 transfers are used, each can take 52 cycles, or $13 \mu$ s per 16 -bit word and process speech in real time.

Table 7.4 shows that if $p=16$ coefficients are used and a $4.5 \mu \mathrm{~s}$ NetD is assumed, the programs can process data at 14 KHz which is too slow for most high quality speech processing. If the network transfers are fast, or overlapped with the instruction execution so that $N e t D=0$, the speech data can be processed at 19 KHz which is in the range of 15 KHz to 20 KHz used most often for high quality processing.

### 7.4.1. Summary

This section presented a parallel program for computing LPC coefficients from autocorrelation coefficients. It is able to process data at a rate of 62 K samples per second assuming a 100 sample frame, 8 LPC coefficients, and a network delay of $4.5 \mu$ s per 16 -bit word. LPC analysis is usually preceded by preemphasis filtering and autocorrelation. The processing rate for these three programs, using the conditions above, is 29 KHz . This is sufficient for real-time processing of high quality speech. A network delay of up to $13 \mu \mathrm{~s}$ per 16 -bit word can be tolerated and still process at the 20 KHz rate needed for high quality speech.

This program uses fixed-point arithmetic and computes coefficients with 16 -bit precision. The program uses approximately $7 \%$ of the coefficient calculation time to rotate the data so the decimal point is in the correct position. This is a small overhead for implementing fixed point arithmetic.

The LPC program uses both the Cube and Perm interconnection functions and is the only program to use the Perm function. It is possible the interconnection network will not be able to perform the Perm function directly, but instead will use multiple passes through the network. Since the Perm function is used $p$ times and it may take $p$ passes through the interconnection network to implement it, $\mathrm{p}(\mathrm{p}-1)$ additional network delays may be added to the execution time. For the typical system this is roughly (8)(7)(4.5 $\mu \mathrm{s})=252 \mu \mathrm{~s}$. This
is about a $16 \%$ increase over the original time.

### 7.5. Simulation of Linear Time Warping (LTW) Algorithms

In a typical isolated word recognition system, linear time warping occurs after the endpoint detection and before the dynamic time warping. Its purpose is to take an utterance of variable length and linearly stretch or shrink it, in the time domain, until it is a fixed length. Isolated utterances can range from 20 to 80 frames in length in a typical system, where a frame consists of 8 LPC coefficients. Some systems will stretch or shrink the utterance to a 40 frame length. Only after the endpoint routines detect an utterance can the LTW program process the speech data. Since isolated words are about one third to one half second in duration, the LTW must be able to perform its operation in about 300 to 500 ms .

Two LTW algorithms were presented in Section 6.3. Method one places one frame per PE and moves the data between the PEs to do the warping. Method two has one coefficient from each frame in each PE and gets its speed by doing the vector operations in parallel. The following sections present programs implementing each algorithm and gives timing information for each.

### 7.5.1. Method One - One Frame per PE

Figure A. 8 is a program for performing method one. The input data is arranged so $P E \mathrm{j}$ contains frame j for $0 \leq \mathrm{j}<\mathrm{J}$, where J is the number for frames in the input utterance and each frame consists of $p$ LPC coefficients. After processing, PE i contains frame i for $0 \leq i<I$, where $I$ is the new utterance length. In a typical system $20 \leq \mathrm{J} \leq 80$ and $\mathrm{I}=40$, so the number of PEs is the maximum of J and I .

The time complexity for method one in Figure A. 8 is:

$$
\begin{aligned}
\text { cycles } & =7+210+80+p(29+\mathrm{NetD})+2+10+109 p+2+6+6 \\
& +\{42+\mathrm{NetD}+[28+\mathrm{NetD}] \mathrm{p}+2+15\}(\mathrm{J}-\mathrm{I})+2
\end{aligned}
$$

$$
=325+(138+\mathrm{NetD}) \mathrm{p}+(\mathrm{J}-\mathrm{I})[59+\mathrm{NetD}+(29+\mathrm{NetD}) \mathrm{p}]
$$

if $\mathrm{J}>$ I. If $\mathrm{J}=\mathrm{I}$ the linear time warp simplifies to a copy operation taking

$$
11+11 p
$$

cycles. If $\mathrm{J}<\mathrm{I}$ the time complexity is:

$$
\begin{aligned}
\text { cycles } & =7+232+(\mathrm{I}-\mathrm{J})[42+\mathrm{NetD})+(45+\mathrm{NetD}) \mathrm{p}+2+13]+2+2+80 \\
& +(29+\mathrm{NetD}) \mathrm{p}+2+10+109 \mathrm{p}+2+7 \\
& =344+(138+\mathrm{NetD}) \mathrm{p}+(\mathrm{I}-\mathrm{J})[57+\mathrm{NetD}+(45+\mathrm{NetD}) \mathrm{p}]
\end{aligned}
$$

Whenever the utterance is being expanded or compressed, the number of operations is based on the amount of change in size. Table 7.5 gives values for $\mathrm{J}-\mathrm{I}=-20,-10,0,10,20,40$ for network delays of 0 and 18 cycles and $p=8$ coefficients.

### 7.5.2. Method Two - One Coefficient per PE

Figure A. 9 is the program for implementing the the second method of linear time warping as discussed in Section 6.3.2. For 8 LPC coefficients, it uses 8 PEs with the input data arranged so that PE $k$ contains coefficient $k$ of frame j for $0 \leq \mathrm{k}<\mathrm{p}$ and $0 \leq \mathrm{j}<\mathrm{J}$. The output data uses the same arrangement. Its time complexity is

$$
\begin{aligned}
\text { cycles } & =7+98+1(45+10+22+106)+2 \\
& =107+1831
\end{aligned}
$$

if $\mathrm{J} \neq \mathrm{I}$ and 450 cycles if $\mathrm{J}=\mathrm{I}$. Table 7.6 gives times for a typical speech system.

### 7.5.3. Comparing LTW Methods One and Two

These two methods are an example of the importance of including overhead such as transfers in the time complexities. From Table 6.3. one would expect method one to perform better than method two because method one

Table 7.5 Execution times for linear time warping, method one.

| Program | LTW Method One |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| J-I | -20 | -20 | -10 | -10 | 0 | 0 |
| p | 8 | 8 | 8 | 8 | 8 | 8 |
| Number of PEs | 40 | 40 | 40 | 40 | 40 | 40 |
| NetD | 0 | 18 | 0 | 18 | 0 | 18 |
| Transfers | 188 | 188 | 98 | 98 | 0 | 0 |
| Cycles | 9,788 | 13,172 | 5,618 | 7,382 | 99 | 99 |
| Time $(\mu \mathrm{s})$ | 2,447 | 3,293 | 1,405 | 1,846 | 34 | 34 |


| Program | LTW Method One |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| J-I | 10 | 10 | 20 | 20 | 40 | 40 |
| p | 8 | 8 | 8 | 8 | 8 | 8 |
| Number of PEs | 50 | 50 | 60 | 60 | 80 | 80 |
| NetD | 0 | 18 | 0 | 18 | 0 | 18 |
| Transfers | 98 | 98 | 188 | 188 | 368 | 368 |
| Cycles | 4,339 | 6,103 | 7,249 | 10,633 | 13,069 | 19,693 |
| Time $(\mu \mathrm{s})$ | 1,085 | 1,526 | 1,812 | 2,658 | 3,267 | 4,923 |


| Program | LTW Method One |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{J}-\mathrm{I}$ | -20 | -20 | -10 | -10 | 0 | 0 |
| p | 8 | 8 | 8 | 8 | 8 | 8 |
| Number of PEs | 40 | 40 | 40 | 40 | 40 | 40 |
| NetD | 0 | 18 | 0 | 18 | 0 | 18 |
| Transfers | 356 | 356 | 186 | 186 | 0 | 0 |
| Cycles | 18,092 | 24,500 | 10,322 | 13,670 | 187 | 187 |
| Time $(\mu \mathrm{s})$ | 4,523 | 6,125 | 2,580 | 3,418 | 47 | 47 |


| Program | LTW Method One |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| J-I | 10 | 10 | 20 | 20 | 40 | 40 |
| p | 8 | 8 | 8 | 8 | 8 | 8 |
| Number of PEs | 50 | 50 | 60 | 60 | 80 | 80 |
| NetD | 0 | 18 | 0 | 18 | 0 | 18 |
| Transfers | 186 | 186 | 356 | 356 | 696 | 696 |
| Cycles | 7,763 | 11,111 | 12,993 | 19,401 | 23,453 | 35,981 |
| Time $(\mu \mathrm{s})$ | 1,941 | 2,778 | 3,249 | 4,851 | 5,864 | 8,996 |

Table 7.6 Execution times for linear time warping, method two.

| Program | LTW Method Two |  |
| :---: | :---: | :---: |
| I | 40 | 40 |
| p | 8 | 18 |
| Number of PEs | 8 | 16 |
| Transfers | 0 | 0 |
| Cycles | 7,427 | 7,427 |
| Time | $1,857 \mu \mathrm{~s}$ | $1,857 \mu \mathrm{~s}$ |

uses one scalar and two vector multiplication steps ${ }^{*}$ and method two uses 31 scalar multiplication steps. In a typical system the vectors contain 8 elements and $I=40$, so method one uses 17 scalar multiplication steps while method two uses 120. Tables 7.5 and 7.6 show that methods one and two both take about 1.8 ms if $1-\mathrm{J}=10$ and $\mathrm{NetD}=18$. This seems inconsistent with Table 6.3 until the transfer times are considered. Method one uses $|\mathrm{J}-\mathrm{I}|+1$ transfers while method two uses none. The vector and scalar transfers take approximately $(|\mathrm{J}-\mathrm{I}|+1)(453)$ cycles, and the $|\mathrm{J}-\mathrm{I}|$ vector multiplications, used in method one, require 872 cycles for $p=8$ and $\operatorname{NetD}=18$. The vector transfer time is about half the time of a vector multiplication. Therefore when comparing the time complexities of two methods, relative times of all operations should be considered.

### 7.5.4. Summary

A typical speech recognition system has at least 300 to 500 ms between the starting times of two utterances. The LTW program must be performed once for each input utterance, therefore the LTW must executed in less than 300 to 500 ms to run in real time. Both methods presented here can execute in less than 300 to 500 ms assuming that the data is stored in each PE before the LTW program is run. The problem of getting the data in this allocation is discussed in Section 7.7.

The arrangement of the input and output data and the number of PEs used are the main differences between these two methods. Method one uses the maximum of $J$ and I PEs while method two uses $p$ PEs.

Selecting one of these methods may depend on the data arrangement, not the execution time. If a system has each PE processing one frame of speech, method one should be used since it requires one frame per PE as input. If the system has each PE containing one coefficient from each frame, method two should be used since that is how its input data is arranged. If the system uses neither of the above arrangements the data will have to be moved to match

[^8]one of the arrangements. The choice of which arrangement to use would be based on the time needed to move the data into one of the arrangements, and the desired output data arrangement.

Neither LTW program can begin execution until after the input utterance has been detected. This causes a delay time since the L'TW program and the programs that follow it must wait until the entire utterance is spoken.

### 7.6. Simulation of Dynamic Time Warping Algorithms

Dynamic time warping (DTW) is the process of taking one unknown utterance and comparing it to one known utterance. The DTW algorithm dynamically stretches and shrinks both utterances, in time, to match them to each other as well as possible. This is done, as explained in Section 4.6.2, by computing the local distance $d(i, j)$ between frame $i$ of the known utterance and frame j of the unknown utterance. Dynamic programming theory is used to find the minimum path from $d(0,0)$ to $d(I, I)$ where $I$ is the number of frames in the known and unknown utterances. The local distance scores are accumulated along this minimum path, and the result is a single score telling how closely the two utterances match. A typical isolated word recognition system matches an unknown utterance to every known utterance in the system's vocabulary. A 1,000 utterance vocabulary would therefore require 1,000 DTWs to be performed.

An utterance is a collection of $I$ frames of $p$ coefficients each. $I$ is constant since the LTW program will stretch or shrink the utterance to a fixed length before the DTW program processes it. Typically $I=40$ and $p=8$ and each coefficient has 16 bits.

Section 6.4.1 presented two approachs for implementing a parallel DTW. Both methods are simulated using sim68. The first approach is the $s$ erial $p$ arallel (SP) method. Since a typical speech recognition system needs to perform one DTW match for each word in its vocabulary, the SP method uses one PE for each vocabulary word and broadcasts the unknown utterance to all PEs. Each PE executes a serial DTW to match its known utterance to the unknown utterance.

The second approach is the parallel parallel (PP) method. The PP method uses several PEs to perform one DTW comparison. Two implementations of the PP method are given. The first (PP1) moves the input data to the appropriate PEs and then computes the local distances as they are needed. The second
program (PP2) computes the local distances while moving the data to the PEs and then computes the DTW.

The following section presents the rearrange routine which is used to rearrange the unknown utterance among the PEs before executing the SP and PP1 programs.

### 7.6.1. Rearrange

Both the SP and PP1 methods need to store the input data in each PE in an unusual manner. The rearrange routine moves the data from one arrangement to another so that the DTW programs will have the data in the right places.

The rearrange routine expects its input data to be stored with coefficient $k$ of frame $i$ in $P E k$ for $0 \leq k<p$ and $0 \leq i<I$. This arrangement is chosen since it is the arrangement used by the LPC and LTW routines. Rearrange moves the data from this arrangement to the arrangement needed by the DTW program, in which each PE has all the coefficients from all the frames in the unknown utterance. Figure 7.4 is a listing of the rearrange algorithm and Figure A. 10 contains a listing of the rearrange program. The rearrange routine sends the data to all PEs by using a series of the Shift -1 transfer functions. First PE 0 sends its data to the CU by writing it to a memory location called $T O C U$. There is a data path from PE 0 to the CU, so that anything PE 0 stores in memory location TOCU appears in memory location FROMPEO in the $C U$ after the network delay time. PE 0 sends its data to the $C U$ and the CU broadcasts it to all the PEs. The broadcast if performed by having the CU store the data to be broadcast in the immediate data field of a PE instruction. The PE instruction, with the broadcast data, is broadcast to all PEs as is any other instruction and when the PEs execute it, then the data is stored in each PE's register.

After PE 0 sends its data to the CU, all PEs execute a Shift -1 transfer function. Now PE i contains the data from PE i+1. PE 0 sends the data it received from PE 1 to the CU and it is broadcast, as before. All PEs execute the Shift - 1 transfer function again, so now PE i has data that was originally in PE i+2 and PE 0 sends its data to the CU. This shift-broadcast loop is
/*

| Algorithm Name: | Rearrange |
| :---: | :---: |
| Section: | 7.6.1 |
| Machine: | SIMD |
| Function: | This program moves data around in preperation for the DTW program |
| Number of PEs: | $2 \mathrm{r}+1$ |
| Parameters: | $r$, the width of the warping path. |
|  | p, the number of coefficients per frame. NetD, the network delay time. |
| Input: | I, the number of frames per utterance. input [i] contains coefficient $k$ of input vector $i$ in $\operatorname{PE} k$ for $0<1<k$ |
| Output: | output $[i][k]$ contains coefficient $k$ of vector $i$ of the output in all PEs. |
| Cycles: | $26+\mathrm{I}[13+\mathrm{p}(47+\mathrm{NetD})]+9 \mathrm{lr} / 2]$ |
| Typical Time: | $5,344 \mu$ for $\mathrm{p}=8, \mathrm{r}=6, \mathrm{I}=40, \mathrm{NetD}=18$ |


| Line | Time in $\mu \mathrm{s}$ |  |
| :---: | :---: | :---: |
| 1 |  | PROCEDURE Rearrange |
| 2 | 3 | USE Shift -1 |
| 3 | 2.25 | FOR i $\leftarrow 0$ TO $1-1$ |
| I | 1 | tmp $\leftarrow$ input $[i]$; /* tmp contains coefficient $i$ in PE i */ |
| 5 | 1.75 | FOR $\mathrm{j} \leftarrow 0 \mathrm{TO} \mathrm{p}-1$ |
| 6 | 2 | TOCU $\leftarrow$ tmp; /* send coefficient to CU |
| 7 | 2 | DTRIN $\leftarrow$ tmp; /* send coefficient to PE to the left |
| 8 | NetD | TRANSFER; |
| 9 | 3 | BROADCAST FROMPEO TO output $[i][j]$; <br> /* Send to all PEs */ |
| 10 11 | 2 | tmp $\leftarrow$ DTROUT; /* Get coefficient from PE to right |
| 12 | 2.75 | FOR i -0 TOr $/ 2$ |
| 13 | 1 | - output $[\mathrm{i}+\mathrm{I}] \leftarrow \infty$; |

Figure 7.4 Program to rearrange data from PE $k$ containing coefficient $k$, $0 \leq k \leq p$ to all PEs containing all coefficients.
repeated until all PEs have shifted their data to PE 0 and PE 0 has sent it to the $C U$ and it is broadcast to all PEs.

The time complexity of the rearrange program is:

$$
\begin{aligned}
\text { cycles } & =16+\mathrm{I}[6+\mathrm{p}(47+\mathrm{NetD})+2+5]+2+6+9 \mid r / 2]+2 \\
& =26+\mathrm{I}[13+\mathrm{p}(47+\mathrm{NetD})]+9 \mid \mathrm{r} / 2]
\end{aligned}
$$

Table 7.7 summarizes the execution times for the rearrange program.
Although some interconnection networks can broadcast data without going through the CU [SiMc81a,SiMc81b], this method of using a data path between PE0 and the CU is used here because it can use a less powerful interconnection network. The method implemented requires one data path going from PE 0 to the CU, and the network must be able to perform a $S h i f t+1$ interconnection function. The execution time for such a broadcast is the time to send the data to the CU plus the $3 \mu$ s which are needed for the CU to write the data into a PE instruction and broadcast the instruction.

### 7.6.2. Simulation of the DTW Algorithm - The Serial Parallel Method (SP)

Figure A. 11 is the listing of the SP MC68000 program for dynamic time warping. It uses PE 0 and assumes that the rearrange program was run before it so that all the known and unknown frames are stored in PE 0 before executing the program. It differs from a serial program in that the CU executes the branching instructions and performs the loop control as in a parallel program. Some "IF ... THEN ... ELSE" constructs that a serial program would use are replaced by the "WHERE ... ELSEWHERE ... ENDWHERE" constructs in the SP program. Although the serial-parallel program executes on only one PE, it is written to execute on several PEs at the same time. This is the way it would be used on an SIMD system in which each PE compares the unknown utterance to a reference utterance.

The distance score of $\infty$ which is used in the algorithm to represent distances from invalid paths is represented in the MC68000 program as the value $4000_{16}$. This value is used since the local distance scores are stored as 16 -bit numbers and they may be multiplied by two and added to each other. For

Table 7.7 Execution times for rearrange routine.

| Program | Rearrange |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{p}$ | $\mathbf{8}$ | 8 | 16 | 16 |  |
| $\mathbf{r}$ | 6 | 6 | 6 | 6 |  |
| I | 40 | 40 | 40 | 40 |  |
| Number of PEs | 13 | 13 | 16 | 16 |  |
| NetD | 0 | 18 | 0 | 18 |  |
| Transfers | 320 | 320 | 640 | 640 |  |
| Cycles | 15,613 | 21,373 | 30,653 | 42,173 |  |
| Time/Rearrange | $3,903 \mu \mathrm{~s}$ | $5,344 \mu \mathrm{~s}$ | $7,663 \mu \mathrm{~s}$ | $10,543 \mu \mathrm{~s}$ |  |

example if $\mathrm{d} 1=\infty$ and $\mathrm{d} 2=\infty$, then $2 * \mathrm{~d} 1+\mathrm{d} 1=\mathrm{C} 000_{16}$ which can be represented with 16 bits. Using a larger value for $\infty$ could cause the 16 -bit value to overflow after the above manipulations are performed.

The time complexity of the SP program is:

$$
\begin{gather*}
12+(24+50 \mathrm{p}+2+7+7+25+13)+  \tag{1}\\
\mathrm{r}[24+50 \mathrm{p}+2+7+23+54+13]+  \tag{2}\\
\sum_{i=1}^{\mathrm{r}-1} \mathrm{i}[9+13+13]+  \tag{3}\\
\mathrm{r}[24+50 \mathrm{p}+2+15+13+54+13]+  \tag{4}\\
\sum_{i=1}^{\mathrm{r}}\left[19+13+(2 \mathrm{r}+1)-\mathrm{r}-\mathrm{r}^{2}\right][24+50 \mathrm{p}+2+16+16+48+44+54+13]+ \tag{5}
\end{gather*}
$$

$$
\begin{equation*}
33 \mathrm{I}+3 \tag{7}
\end{equation*}
$$

Each number roughly represents the time between two successive labels in the program. Figure 7.5 shows the order in which the distances are computed for $I=10$ and $r=4$ and Table 7.8 gives a breakdown of the time spent between adjacent labels. The "."s in Figure 7.5 are where actual distances are computed and the " + "'s are locations that are "visited" but no distance is computed. A visit to a location means the program sets $x$ and $y$ equal to the coordinates of that location, but the location is not in the warping path. Line (1) in the equation is the time used to initialize the loop counters and compute the special case where $x=0$ and $y=0$ (point 1 in Figure 7.5) Line (2) is the special case where $y=0$ and $x \neq 0$ (points $2-5$ in Figure 7.5) In general this line is executed $r$ times. Line (3) is the time to skip over the + ' $s$ in the lower left triangle. In general there are $\mathrm{r}+1$ +'s on the horizontal side of the triangle. Line (4) is the time to compute the special case where $x=0$ and $y \neq 0$. Line (5) is the normal case for $x \neq 0$ and $y \neq 0$. The factor $I-1$ is used because $x$ takes on the values from 0 to $I-1$ with line (2) computing the execution times for $x=0$. The $2 r+1$ term in equation (5) is the width of the warping path; the $r+r^{2}$ term is subtracted to adjust for the time taken into account by lines (3), (4), and (6). Line (6) is the time to skip over the + s in the upper right triangle. Line (7) is the time used to reset pointers when moving from row y to row $\mathrm{y}+1$.


$$
r=4 \quad I=10
$$

Figure 7.5 Calculation order for accumulated distances of SP DTW program.

Table 7.8 Execution times in cycles between adjacent labels of SP DTW program ( $x=50 p+2+7$ ). The column headings refer to the time complexity equations in Section 7.6.2.

| Line | (1) | (2) | (3) | (4) | (5) | (6) | (7) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Times |  |  |  |  | (I-1)(2r + |  |  |
| Executed | 1 |  | $\sum_{i=1}^{r 1}$ | r | -r-r ${ }^{2}$ | $\sum_{i=1}^{r} i$ | I |
| dtw: | 12 |  |  |  |  |  |  |
| nextdist: | 24 | 24 | 9 | 24 | 24 | 19 |  |
| takediff: | x | $\mathbf{x}$ |  | $\mathrm{x}+8$ | $x+9$ |  |  |
| findA: |  |  |  |  | 16 |  |  |
| findB: |  |  |  |  | 48 |  |  |
| findC: |  |  |  |  | 44 |  |  |
| findG: |  | 54 |  | 54 | 54 |  |  |
| nextrame: | 13 | 13 | 13 | 13 | 13 | 13 |  |
| newy: |  |  |  |  |  |  | 33 |
| distanceend: |  |  |  |  |  |  | 3. |
| nextpair: |  |  | 13 |  |  | 13 |  |
| firstrow: | 7 | 23 |  |  |  |  |  |
| firstcol: | 25 |  |  |  |  |  |  |
| yedge: |  |  |  | 13 |  |  |  |

The simplified time complexity is:

$$
\begin{gathered}
12+(78+50 \mathrm{p})+\mathrm{r}[123+50 \mathrm{p}]+\sum_{i=1}^{\mathrm{r}-1} 35 \mathrm{i}+ \\
\mathrm{r}[121+50 \mathrm{p}]+\left[(1-1)(2 \mathrm{r}+1)-\mathrm{r}-\mathrm{r}^{2}\right][217+50 \mathrm{p}]+ \\
\sum_{i=1}^{\mathrm{r}} 45 \mathrm{i}+33 \mathrm{I}+3
\end{gathered}
$$

Table 7.8 gives the execution times for a typical speech recognition system. The SP DTW program is able to execute a match in 74 ms which is 13 matches per second using one PE. A 1,000 word vocabulary can be matched in one second using 77 PEs.

The SP method has little overhead of parallelism because each PE is implementing a serial algorithm. The only parallel construct used is data conditional masking which the program frequently uses for finding the minimum path. The following shows the overhead of using the data conditional mask, and suggests two methods for eliminating the overhead.

The following code performs the same task as the Flock Algol lines 32-35 in Figure A.10, i.e., it stores the minimum of the variables A and B in the variable min.

34 WHERE A<B
$2 \quad \min \leftarrow A$;
8 ELSEWHERE
2 min -B ;
8 ENDWHERE
The numbers on the left are the number of cycles used for each step assuming an 8 MHz MC68000 is used and A, B, and min are stored in registers. The program uses a total of 54 cycles ( $13.5 \mu \mathrm{~s}$ ). Overlapping the PE and CU instructions by using an instruction queue would not significantly reduce the execution times of these statements since the CU must wait until the PEs have executed the instructions in the queue before enabling the data conditional mask [SiKu82]. The following is the faster method used in Figure A.10.

```
2. min \leftarrowA;
26 WHERE B < min
2 min \leftarrowB;
ENDWHERE
```

Table 7.9 Execution times for serial dynamic time warping (SP).

| Program | DTW | DTW + Rearrange |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{P}$ | 8 | 8 | 8 |
| $\mathbf{r}$ | 6 | 6 | 6 |
| I | 40 | 40 | 40 |
| Number of PEs | 1 | 8 | 8 |
| NetD |  | 0 | 18 |
| Transfers | 0 | 320 | 320 |
| Cycles | 296,452 | 312,065 | 317,825 |
| Time/Comparison | $74,113 \mu \mathrm{~s}$ | $78,017 \mu \mathrm{~s}$ | $79,456 \mu \mathrm{~s}$ |
| Comparisons/Second | 13 | 13 | 13 |


| Program | DTW | DTW + Rearrange |  |
| :---: | :---: | :---: | :---: |
| p | 16 | 16 | 16 |
| P | 6 | 6 | 6 |
| I | 40 | 40 | 40 |
| Number of PEs | 1 | 8 | 8 |
| NetD |  | 0 | 18 |
| Transfers | 0 | 640 | 640 |
| Cycles | 487,652 | 518,305 | 529,825 |
| Time/Comparison | $121,913 \mu \mathrm{~s}$ | $129,577 \mu \mathrm{~s}$ | $132,457 \mu \mathrm{~s}$ |
| Comparisons/Second | 8 | 7 | 7 |

This requires 38 cycles $(9.5 \mu$ s) which is 16 cycles less than the first method. The extra cycles are the time needed to push the ELSEWHERE condition on the condition codes stack and to pop if off again. Avoiding the ELSEHERE statement by using the above technique will save $4 \mu$ s on the MC68000 when running at 8 MHz .

The following is a serial method to perform the same operation.

```
2. min}\leftarrow\textrm{A}\mathrm{ ;
7 IF B < min
2 min }\leftarrow\textrm{B}\mathrm{ ;
```

This takes only 11 cycles. A processor using an instruction prefetch may reduce the execution time of the above statements, but its effect will be limited since the second line is a conditional branch which may disrupt the prefetching of instructions. Although this code cannot be used by the parallel DTW program, it does show that the parallel version of finding a minimum takes about $\mathbf{2 5 0 \%}$ longer than the serial version. If the $\min$ operation, or any other simple operation, is frequently used it should be included in the instruction set of the PEs. Then the PEs could execute the simple function with one instruction rather than using the data conditional masking which requires more time to execute.

A more general approach would be to allow the programmer to define his own instructions, so that he could define simple operations, like the min function, as they are needed. On most processors, new instructions are defined by writing microcode, if they can be defined at all. On the MC68000, which is used in the simulations, the microcode cannot be changed. Custom instructions could be implemented by allowing the PEs to execute code out of their own memory while running in SIMD mode. The routines, stored in the local memory of each PE, would be identical in each PE, and would be written so that the execution time of each routine is independent of the data processed. This would take care of the synchronization problems. Then the PEs could perform simple instructions like min without the overhead of data conditional masking.

One other approach, if a custom instruction set were being designed, would be to implement an $\mathrm{M}_{\mathrm{CC}}$ instruction that works like the $\mathrm{B}_{\mathrm{CC}}$ instruction on the MC68000. The $\mathrm{B}_{\mathrm{CC}}$ is a branch on condition code. $c c$ can be one of

16 conditions such as, less than, greater than, etc. The $\mathrm{M}_{\mathrm{CC}}$ would be a move on condition code. The operation would be to move data from one register to another if the condition is true. Therefore,

2 p_mov d0, d1; Move data from register d0 to d1.
$2 \quad$ p_cmp d1,d2; Compare registers d1 and d2.
5 p_mlt d0,d2; Move contents of d0 to d2 if ; d2 is less than d1.
would store the minimum of d 1 and d 2 in d 0 , without data conditional masking. The minimum, maximum, and absolute value functions are a few of the many functions that could be implemented using the $\mathrm{M}_{\mathrm{CC}}$ instruction.

### 7.6.3. Simulation of the SIMD DTW Algorithms

Some applications may have more PEs available then there are words in the vocabulary. In cases like this, the SP method may not decrease the execution time of the DTW algorithm as much as wanted since it uses only one PE per DTW match. The parallel parallel (PP) method, discussed in Section 6.4.1.2., uses $2 \mathrm{r}+1$ PEs for each DTW match, therefore decreasing the time needed to do one match. Two alternatives to implementing the PP program are presented. The first, PP1, uses the rearrange routine described earlier to move the data from the output format used by the LTW program to the input format used by the DTW program. Then the PP1 DTW program computes the local distances as they are needed. The second, PP2, uses a variation of the rearrange program which computes the local distances while moving the data. This reduces the amount of data that must be rearranged and stored in each PE. After the data is moved and all the local distances are computed, the PP2 program is executed. The following paragraphs discuss the PP1 program, and the next section covers the PP2 program.

### 7.6.3.1 PP1

Figure A. 11 is a listing of the PP1 DTW program. The time complexity for the PP1 distance program is:

$$
\text { cycles }=58+50 p+2+16
$$

The time complexity for the PP1 DTW program is:

$$
\begin{gather*}
\text { cycles }=4+114+\mathrm{I}[10+\text { dist }+104+2(52+2 \text { NetD })+104+ \\
16+12+16+118+5]+2+44+14 \mathrm{r}+6 \mathrm{r} \tag{7.1}
\end{gather*}
$$

$$
\text { cycles }=164+1[565+50 \mathrm{p}+4 \mathrm{NetD}]+20 \mathrm{r}
$$

where dist is the time used by the DTW distance program. The value 118 in equation (7.1) is the time used to run the instruction between labels findmin and incindex in Figure A. 10 Adding up execution times between the labels yields 124 cycles. The six cycles used by the instruction 2 lines before the incindex label are not included in the total execution times because it is not normally executed. The sim 68 simulator does not count the execution time if all PEs are disabled. The term 6 r is added outside the main loop (the loop starting at the label nextdist) to compensate for the few times the statement is executed. Table $\mathbf{7 . 1 0}$ summarizes the execution times for both the PP1 and the PP1 + rearrange programs.

In a typical speech recognition system the PP1 program would compare a pair of utterances in less than 16 ms using 13 PEs. The SP requires 80 ms to compute the same comparison using one PE , or it can compare 13 pairs of utterances in 80 ms using 13 PEs. This gives an average of 6 ms per DTW using the SP algorithm with 13 PEs. (All times include the time for the rearrange program.) This means the PP1 program takes about $8 / 3$ times as long as the SP program to execute roughly the same operations. One difference between the SP and PP1 programs is the PP1 uses the interconnection network. If the network delay time is $0, \mathrm{PP} 1$ requires 14 ms per DTW while SP needs $79 \mathrm{~ms} / 13=6 \mathrm{~ms}$. Still the PP1 program takes over two times as long to perform a comparison between an unknown and a reference utterance.

The difference is caused by the implementation on the MC68000. The MC68000 has 832 -bit data registers and 832 -bit address registers. The SP program stores all of its variables in the data and address registers. The PP1 program uses over 17 variables since it must store the $g$ and $d$ values for itself and the PEs adjacent to it, plus it must save the old $g$ and $d$ values for itself and the adjacent PEs. All these variables are stored in memory since there are not enough registers to hold them all. The MC68000 can do a register-toregister move in $.5 \mu \mathrm{~s}$ and a memory-to-memory move in $2.5 \mu \mathrm{~s}$, which is 5

Table 7.10 Execution times for parallel dynamic time warping (PP1).

| Program | PP1 DTW |  | Rearrange +DTW |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{p}$ | 8 | 8 | 8 | 8 |
| $\mathbf{r}$ | 6 | 6 | 6 | 6 |
| I | 40 | 40 | 40 | 40 |
| Number of PEs | 13 | 13 | 13 | 13 |
| NetD | 0 | 18 | 0 | 18 |
| Transfers | 160 | 160 | 800 | 800 |
| Cycles | 54,884 | 57,764 | 85,537 | 99,937 |
| Time/Match | $13,721 \mu \mathrm{~s}$ | $14,441 \mu \mathrm{~s}$ | $21,384 \mu \mathrm{~s}$ | $24,984 \mu \mathrm{~s}$ |
| Matches/Second | 72 | 69 | 46 | 40 |


| Program | PP1 DTW |  | Rearrange +DTW |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{P}$ | 8 | 8 | 8 | 8 |
| r | 6 | 6 | 6 | 6 |
| I | 40 | 40 | 40 | 40 |
| Number of PEs | 13 | 13 | 13 | 13 |
| NetD | 0 | 18 | 0 | 18 |
| Transfers | 160 | 160 | 480 | 480 |
| Cycles | 38,884 | 41,764 | 54,497 | 61,137 |
| Time/Comparison | $9,721 \mu \mathrm{~s}$ | $10,441 \mu \mathrm{~s}$ | $13,624 \mu \mathrm{~s}$ | $15,784 \mu \mathrm{~s}$ |
| Comparisons/Second | 102 | 95 | 73 | 63 |

times as long. In general each memory access takes about $1 \mu$ s more than each register access. Since the memory-to-memory move instruction references memory once to read the value and again to write it to a new location, it takes $2 \mu \mathrm{~s}$ longer than the register-to-register move. Therefore the PP1 program is slower than the SP program partially because it uses inter-PE transfers, but mainly because the MC68000 does not have enough registers to hold all the PP variables. Some variables must be stored in memory which is slower to access.

This provides another design feature. The processor used in each PE of an SIMD machine for DTW should have more registers than the 8 provided by the MC68000. This would allow more data to be quickly accessed without using main memory.

### 7.6.3.2. Simulation of the DTW Algorithm - PP2

The time the rearrange program uses to move data between PEs is all parallel overhead since the data movement is not needed on a serial processor. The PP2 program attempts to reduce the rearrange time by computing the local distance as the data is being moved. The rearranging time should be reduced since two frames of $p$ coefficients each are combined into one distance score after the calculation. The next section presents the distance program which computes the local distances while moving the data. The section after that presents the PP2 program.

### 7.6.3.2.1. The Distance Program

Figure 7.6 is the Flock Algol algorithm for computing the local distances. It uses max $(\mathrm{p}, 2 \mathrm{r}+1)$ PEs and the input data is arranged so PE $k$ contains coefficient k of frame i for $0 \leq \mathrm{k}<\mathrm{p}$ and $0 \leq \mathrm{i}<\mathrm{I}$, where I is the total number of frames.

The distance routine computes the local distance between known frame i and unknown frame j in PE 0 through $\mathrm{PE} \mathrm{p}^{-1}$ and stores the resulting data in PE i-j. Figure 7.7 represents the local distances with "."'s for $r=4, p=6$, and $\mathrm{I}=10$. The dots outside of the shaded area are are stored in PEs 0 through $\mathrm{p}-1$. The dots in the shaded area are stored in PEs p through $2 \mathrm{r}+1$. Since


Figure 7.6 Algorithm to compute local distances and move data. Execution time are for an 8 MHz MC 68000 .

| 25 | 2 |  | IF $\mathrm{x}+\mathrm{r}>\mathrm{p}$ |
| :---: | :---: | :---: | :---: |
| 26 | 3 |  | USE Shift $+\mathrm{x}+\mathrm{r}$ |
| 27 | $4+\mathrm{NetD}$ |  | TRANSFER sum |
| 28 |  |  |  |
| 29 | 6.5 |  | WHERE $x+r=$ ADDR $\quad / *$ Enable PE */ |
| 30 | 1 |  | d\|dptr $\mid \leftarrow \operatorname{sum} ; / *$ that will use */ |
| 31 |  |  | dtpr $\leftarrow$ dptr $+1 ; \quad / *$ the distance */ |
| 32 | 2 | - | ENDWHERE /* score.*/ |
| 33 |  |  |  |
| 34 | 3 | FOR i $\leftarrow 1$ to $\mathrm{r} / 2$ |  |
| 35 | 1 | $\mathrm{d}[\mathrm{dptr}] \leftarrow \infty$; |  |
| 36 |  | dptr - dptr + | $1 ;$ |

Figure 7.6 (Continued)


$$
r=4 \mathrm{I}=10
$$

Figure 7.7 Calculation order for accumulated distances of SP DTW program. PEs in shaded area do not start with input data.
the input data is stored in only PEs 0 through $\mathrm{p}^{-1}$, and the distance scores are computed in the same PEs , the distance scores represented by the shaded area in Figure 7.7 must have their scores transferred from a PE outside of the shaded area.

A typical speech recognition system has $p=8$ and $r=6$, so $2 \mathrm{r}+1$ is $>\mathrm{p}$ and extra transfers are needed to get the data from a PE outside of the shaded area to the proper PE in the shaded area. Lines 25-27 of Figure 7.6 handle this case. If $p=16$, as with some high quality speech recognition systems, $\mathrm{p}>$ $2 r+1$ and lines 25-27 are not ever executed.

The time complexity for the distance routine is:

$$
\begin{gather*}
\text { cycles }=12+85 \operatorname{lr} / 2]+2+12+  \tag{1}\\
{\left[1(2 \mathrm{r}+1)-\mathrm{r}-\mathrm{r}^{2}[20+43+4+(\mathrm{NetD}+31) \operatorname{logp}+2+8+38+13]+\right.}  \tag{2}\\
(9+7+13) \sum_{\mathrm{i}=1}^{\mathrm{r}-1} \mathrm{i}+  \tag{3}\\
(19+7+13) \sum_{\mathrm{i}=1}^{\mathrm{r}} \mathrm{i}+  \tag{4}\\
{\left[(2 \mathrm{r}+1-\mathrm{p})(\mathrm{I}-\mathrm{r})+\sum_{\mathrm{i}=1}^{2 \mathrm{r} p} \mathrm{i}\right](25+\mathrm{NetD}+1)+}  \tag{5}\\
30 I+1+  \tag{6}\\
6+8\lfloor\mathrm{r} / 2]+2 \tag{7}
\end{gather*}
$$

assuming $\mathrm{p}<2 \mathrm{r}+1$. Table 7.11 gives the breakdown on how the time is spent between each label in the assembly language program, given in Figure A.12, for each line of the time complexity. Line (1) is the time used to initialize some variables and store infinity scores in those PEs outside the warping path during the first $\mathrm{r} / 2$ loops of the DTW program (see Figure 7.7). Line 2 is the main loop of the program, during which the distances are computed. Line (3) is the time used for visiting the " + "'s in the lower left triangle. Line (4) is the visit time for the upper right triangle. Line (5) is the time used to move data from PE 0 to PE i when $\mathrm{i} \geq$ p. The "."'s in the shaded area of Figure 7.7 represent the time in which this is done. Line (5) can be omitted from the time complexity if $p>2 r+1$. Line (6) is the time used to prepare to use a new unknown frame. Line (7) is the time needed to pad the d[] array with infinity values for those PEs outside the warping path.

Table 7.11 Execution times in cycles between adjacent labels of PP2 DTW program. The column headings refer to the time complexity equations in Section 7.6.4.1. $(y=\log p(N e t D+31)+2, x=85 \operatorname{lr} / 2\rfloor+2+12, z=9(r / 2\rfloor)$

| Line | (1) | (2) | (3) | (4) | (5) | (6) | (7) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Times |  | $\mathrm{I}(2 \mathrm{r}+1)$ |  |  | $(2 r+1-p)$ |  |  |
| Executed | 1 | -r-r ${ }^{2}$ | $\sum_{i=1}^{r i}$ | $\sum_{i=1}^{r} \mathbf{i}$ | $\therefore+\sum_{1=1}^{2-p}$ | I | 1 |
| distance: | 12 |  |  |  |  |  |  |
| pad: | $\mathbf{x}$ |  |  |  |  |  |  |
| nextdist: |  | 20 | 9 | 19 |  |  |  |
| takediff: |  | 43 |  |  |  |  |  |
| notinf: |  | 4 |  |  |  |  |  |
| dloop: |  | y |  |  | $25+\mathrm{Ne}$ |  |  |
| gotd: |  | 9 |  |  |  |  |  |
| easy: |  | 38 |  |  |  |  |  |
| nextframe: |  | 13 | 13 | 13 |  |  |  |
| newy: |  |  |  |  |  | 30 | 6 |
| pad2: |  |  |  |  |  |  | $z$ |
| nextpair: |  |  | 7 | 7 |  |  |  |

Simplified, the time complexity for the PP2 distance program is:

$$
\begin{aligned}
& 35+84 \operatorname{lr} / 2]+30 \mathrm{I}+29 \sum_{i=1}^{\mathrm{r}-1} \mathrm{i}+39 \sum_{\mathrm{i}=1}^{\mathrm{r}} \mathrm{i}+ \\
& {\left[1(2 \mathrm{r}+1)-\mathrm{r}^{2}-\mathrm{r}^{2}\right][129+(\mathrm{NetD}+31) \log \mathrm{p}]+} \\
& {\left[(2 \mathrm{r}+1-\mathrm{p})(\mathrm{I}-\mathrm{r})+\sum_{\mathrm{i}=1} 2 \mathrm{r}-\mathrm{pi}\right][25+\mathrm{NetD}]}
\end{aligned}
$$

Table 7.12 gives execution times for a typical speech recognition system.

### 7.6.3.2.2. The PP2 DTW Program

After the distance program is executed, the DTW program is run. The PP2 DTW program is identical to the PP1 program except the PP2 program does not call a routine to compute the local distances. Instead, it finds the distances in an array, already computed by the distance program. Figure A. 12 lists the DTW program along with the main and distance programs. The time complexity for the PP2 DTW program is:

$$
\begin{gathered}
4+76+\mathrm{I}[106+2(52+2 \mathrm{NetD})+104+16+12+16+124+5]+2+44 \\
126+\mathrm{I}[487+4 \mathrm{NetD}]
\end{gathered}
$$

Table 7.13 summarizes the execution times for a typical speech recognition system. The PP2 program can match 24 pairs of utterances in one second using 13 PEs. The PP1 program is able to match 63 pairs in the same time using the same number of PEs. The execution time has increased because, 1) the number of transfers has increased, and 2) less parallelism is used.

It had been expected that the number of cycles would decrease because two frames of coefficients were being combined into one distance score, which would take less time to pass through the network. This did not happen since in PP2, $p$ PEs are used in parallel to compute each local distance. The distance calculation requires $\log p$ transfers to sum the square of the differences between coefficients (lines $13-17$ in Figure 7.6). This is done once for each distance score, yielding a total of approximately $I(2 r+1) \log p$ transfers. The rearrange program needs transfers to move the LPC coefficients to the appropriate

Table 7.12 Execution times for distance calculations for PP2.

| Program | PP2 distance |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{p}$ | 8 | 8 | 16 | 16 |
| $\mathbf{r}$ | 6 | 6 | 6 | 6 |
| I | 40 | 40 | 40 | 40 |
| Number of PEs | 13 | 13 | 16 | 16 |
| NetD | 0 | 18 | 0 | 18 |
| Transfers | 1,614 | 1,614 | 1,912 | 1,912 |
| Cycles | 113,387 | 142,439 | 123,705 | 158,121 |
| Time/Compairson | $28,347 \mu \mathrm{~s}$ | $35,609 \mu \mathrm{~s}$ | $30,927 \mu \mathrm{~s}$ | $39,531 \mu \mathrm{~s}$ |

Table 7.13 Execution times for dynamic time warping program PP2.

| Program | PP2 DTW |  | distance +DTW |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{p}$ |  |  | 8 | 8 |
| r | 6 | 6 | 6 | 6 |
| I | 40 | 40 | 40 | 40 |
| Number of PEs | 13 | 13 | 13 | 13 |
| NetD | 0 | 18 | 0 | 18 |
| Transfers | 160 | 160 | 1,774 | 1,774 |
| Cycles | 19,606 | 22,486 | 132,993 | 164,925 |
| Time/Comparison | $4,902 \mu \mathrm{~s}$ | $5,622 \mu \mathrm{~s}$ | $33,249 \mu \mathrm{~s}$ | $41,232 \mu \mathrm{~s}$ |
| Comparisons/Second | 204 | 177 | 30 | 24 |


| Program | distance +DTW |  |
| :---: | :---: | :---: |
| $\mathbf{p}$ | 16 | 16 |
| $\mathbf{r}$ | 6 | 6 |
| I | 40 | 40 |
| Number of PEs | 16 | 16 |
| NetD | 0 | 18 |
| Transfers | 2,07 | 2,072 |
| Cycles | 143,311 | 180,607 |
| Time/Comparison | $35,828 \mu \mathrm{~s}$ | $45,152 \mu \mathrm{~s}$ |
| Comparisons/Second | 24 | 22 |

destinations and uses $p$ transfers per frame for a total of Ip transfers. If $p$ is greater than $(2 r+1) \log p$, the distance program will use fewer transfers.

### 7.6.4. Summary

The previous sections have presented three programs for dynamic time warping. The serial parallel (SP) program broadcasts the unknown input utterance to all PEs and each PE executes a serial DTW program to compare it to a known utterance. The two parallel parallel (PP) programs use $2 \mathrm{r}+1$ PEs to perform each match. The PP1 program moves the data to all PEs, then computes the local distances as they are needed during the DTW program. Each local distance is computed in a single PE, however, all $2 \mathrm{r}+1 \mathrm{PEs}$ can be computing a different local distance simultaneously. The PP2 program computes the local distances as the data is being moved to the PEs. p PEs are used to compute one distance score. All local distances are computed before the DTW program starts executing.

The SP program is the fastest of the three. It can match 169 pairs of utterances (consisting of 40 frames of 8 coefficients each) in one second using 13 MC68000's running at 8 MHz . The PP1 program is the next fastest matching 63 pairs per second under the same conditions, and PP2 is slowest matching 24 pairs per second. Tables 7.9, 7.7, and 7.12 summarize the execution times for a typical speech recognition system. If faster processing rates are needed, the SP program can use N PEs to compute N comparisons simultaneously. The PP programs can use sets of $2 \mathrm{r}+1$ PEs in parallel so that N PEs can compute [ $\mathrm{N} /(2 \mathrm{r}+1) \mathrm{D}$ DW comparisons in parallel.

The SP program was fastest since it required fewer data transfers between PEs (none at all after the DTW starts executing except for the recursive doubling needed to find the minimum distance score), and it uses fewer variables than the PP programs. The SP program stores all of its variables in registers, while the PP programs have more variables than registers, so some variables are stored in memory. The MC68000 uses four more cycles to reference memory than a register; therefore the PP programs, while executing about the same number of operations, run slower than the SP program. The PP programs could run faster if the processor in the PE had more registers (at least 18
data registers), or faster memory access.
The PP1 program is the next fastest DTW program since the PP2 distance program uses p PEs to compute one distance score in parallel. The PP1 DTW program uses $2 r+1$ PEs to compute $2 r+1$ distance scores serially within each PE. Since $p<2 r+1$ in the typical system, the distance program has $2 \mathrm{r}+1-\mathrm{p}$ PEs idle when computing local distances. Therefore the PP1 DTW program makes better use of the available parallel computing power.

Although the SP program is a serial program running in each PE, if the program is being run under SIMD control, data conditional masking must be used in each PE to find the minimum of two registers. Data conditional masking is a time consuming operation and should be avoided if possible. It would not be needed if the MC68000 could execute a "minimum" instruction directly, but is is unrealistic to expect the processor to have every possible "handy" instruction in its instruction set. A better approach would be to use a processor with programmable microcode or use a custom processor. A library of commonly used microcode operations could be available to the programmer so simple operations like finding the minimum of two register could be executed with one instruction. The would reduce the number of times data conditional masking is used, and should reduce the execution time.

The MC68000 does not have programmable microcode, but this feature could be simulated by letting each PE execute code out of its own memory while running in SIMD mode. Again, a library of commonly used functions could be stored in the local memory of each PE. Each function would be written so the execution time was independent of the data processed so all processors would execute the instruction in the same amount of time.

The DTW programs all used the Shift $\pm 1$ transfer functions, the PE 0 to CU link, and the CU broadcast. The PP2 program used the Cube transfers and the Shift $+n$ transfer function for $\mathrm{p} \leq \mathrm{n} \leq 2 \mathrm{r}$.

Overall, the SIMD architecture implemented with MC68000 is well suited for the DTW programs.

### 7.7. SIMD Machine Based Isolated Word Recognition System

Previous sections in this chapter have presented programs for performing various speech recognition tasks. This section shows how these programs are assembled together to perform the function of the speech recognition system shown in Figure 4.1. The parameters listed on Figure 4.1 are for processing telephone quality speech. Table 7.14 lists parameters for telephone quality and high quality speech processing.

The following section presents the main program which calls each of the speech processing programs as they are needed, and contains the endpoint detection program. The main program contains the endpoint detection program since the LPC program is not called until after the begining of an utterance is found, and the LTW and DTW programs are not called until after an entire utterance is found. Section 7.7.2 discusses the data allocation used by each program, and Section 7.7.3 discusses the execution times of the entire system. Section 7.7.4 discusses the size of the input buffers needed to hold the incoming speech samples while the DTW program is executing. Section 7.7.5 summarizes Section 7.7. Figure 7.8 is a Flock Algol algorithm for the main program in the speech recognizer and Figure A. 13 is the MC68000 program.

### 7.7.1. Endpoint Detection

The endpoint portion of the main program finds the endpoints based on the energy in each frame as discussed in Section 4.5. The program does not use the zero crossing (ZX) rate discussed in Section 4.5 since Lamel [LRRW81] states it is not always effective.

The endpoint program checks the energy of the current frame by having PE 0 send its autocorrelation coefficient $R[0]$ to the CU after the autocorrelation program is executed. If the energy is greater than lothresh ${ }^{*}$, the low

[^9]Table 7.14 Parameters for speech recognition systems.

|  | Telephone <br> Quality | High <br> Quality | SIMD <br> System |
| :---: | :---: | :---: | :---: |
| Sample Rate | 6.67 KHz | 20 KHz | 20 KHz |
| Bits per Sample | 8 | 16 | 16 |
| LPC Coefficients | 8 | 16 | 16 |
| Bits per Coefficient | 16 | 16 | 16 |
| Vocabulary Size (words) | $10-1,000$ | $10-1,000$ | $1,000^{*}$ |

*The number of words that can be matched in less than one secend.


Figure 7.8 Flock Algol algorithm for isolated word recognition. Contains endpoint detection algorithm and calls the filter, autocorrelation, LPC, LTW, and DTW algorithms.

```
```

PROCEDURE main

```
```

PROCEDURE main
found }\leftarrow\mathrm{ FALSE;
found }\leftarrow\mathrm{ FALSE;
M}\leftarrow0
M}\leftarrow0
i - 0;
i - 0;
WHILE(TRUE)
WHILE(TRUE)
/*
/*
Take one input frame and filter.
Take one input frame and filter.
*/
*/
/*
/*
*1
*1
/*
/*
*/
*/
TOCU }~\textrm{R}[0]
TOCU }~\textrm{R}[0]
energy \leftarrow FROMPE0;
energy \leftarrow FROMPE0;
/*
/*
If the energy is greater than the
If the energy is greater than the
low threshold, compute the LPC
low threshold, compute the LPC
coefficients and save in lpcout[].
coefficients and save in lpcout[].
*/
*/
IF energy > lothresh
IF energy > lothresh
IF energy > hithresh
IF energy > hithresh
found < TRUE;
found < TRUE;
lpc(R|], lpcout[M]);
lpc(R|], lpcout[M]);
M}\leftarrowM+1
M}\leftarrowM+1
|*
|*
Otherwise, this may be the end of
Otherwise, this may be the end of
an utterances, or between utterances.
an utterances, or between utterances.
*/
*/
ELSE
ELSE
IF found
IF found
/*
/*
*/
*/
/*
/*
*/

```
    */
```

```
    filter(input[i], filout);:
```

    filter(input[i], filout);:
    Find autocorrelation coefficients
    Find autocorrelation coefficients
    for the input frame.
    for the input frame.
    auto(filout,R[|);
auto(filout,R[|);
Take the energy R[0] in PE 0 and
Take the energy R[0] in PE 0 and
pass to the CU for endpoit detecton.
pass to the CU for endpoit detecton.
It's the end of an utterance.
It's the end of an utterance.
Do the LTW.
Do the LTW.
ltw(lpcout[],ltwout[|,M,40);
ltw(lpcout[],ltwout[|,M,40);
For each word in the vocabulary,
For each word in the vocabulary,
do a DTW and save the scores.
do a DTW and save the scores.
shuffle(ltwout||,shuffout|]);
shuffle(ltwout||,shuffout|]);
FOR j }-0 TO VOCABSIZE-1
FOR j }-0 TO VOCABSIZE-1
score[j] \leftarrowdtw(shuffout[|,lib[j][]);

```
                        score[j] \leftarrowdtw(shuffout[|,lib[j][]);
```

        47
        48
        49
    Figure 7.8 (Continued)


Figure 7.8 (Continued)
threshold, the main program calls the LPC program to compute the LPC coefficients and saves them in an array. If the energy is greater than hithresh the found flag is set to TRUE. If the energy is less than lothresh and the found flag is TRUE, the LTW program is called, followed by the rearrange program and the SP DTW program. If the energy is less than lothresh and the found flag is FALSE, the saved coefficients are discarded.

### 7.7.2. Data Allocation

When combining SIMD machine programs the output data arrangement of one program must match the input data format of the program that follows. The programs presented earlier in this chapter were written so their data formats matched.

The filter program in Section 7.2 expects the input data to be stored with sample $i \bmod N$ in PE i for $0 \leq i<N$. Where $N$ is the total number of PEs, and mod is the modulus function. The autocorrelation program in Section 7.3 takes the input data in the same format the filter program outputs and stores its output so all autocorrelation coefficients are in all PEs. The LPC program in Section 7.4 uses just 8 PEs , and expects all the autocorrelation coefficients in each PE, just as the autocorrelation program left it. The LPC program leaves LPC coefficient i in PE i for $0 \leq i<p$. The next task in Figure 4.1 is the endpoint detection. The endpoint detection program does not process the data as the other programs do. Instead, it decides whether or not an input utterance has been detected. If it has, the data is sent to the programs which follow. Otherwise, the data is discarded. The LTW routine is called after the endpoint routine has detected an utterance. The LTW routine expects $P E$ i to contain coefficient $i$ of frame $j$ for $0 \leq i<p$ and $0 \leq j<I$. This is the arrangement that the LPC program outputs. The output data arrangement of the LTW program is the same as the input data arrangement.

The SP DTW program needs all frames of the unknown utterance stored in all PEs. This is not the format output by the LTW. The rearrange routine moves the data from the arrangement output by the LTW program to the arrangement the DTW program uses as input.

When running the DTW program, each PE contains $\mathrm{W} / \mathrm{N}$ known utterances where $W$ is the total number of utterances in the vocabulary, and $N$ is the number of PEs. The SP DTW program is executed $W / N$ times and the distance scores are accumulated in the scores array in each PE.

### 7.7.3. Execution Times

To process high quality speech in real time the system must meet the specifications in Table 7.14. Table 7.4 shows that if $\mathrm{p}=8$ (not $\mathrm{p}=16$ as shown in Table 7.14) and $N=100$, the filter, autocorrelation, and LPC programs can process data at 29 KHz . Table 7.9 shows that the SP DTW program can compare 12 utterances per second using one PE which is 1,000 utterances per second using 77 PEs. These two facts show that the SIMD parallel machine can easily process high quality speech in real time. The only problem is the filter, autocorrelation, and LPC programs and the DTW program must execute within the allowed amount of time. Figure 7.9 shows the time and number of PEs used for each task in the system. The filter and autocorrelation programs process all input data. If the energy is below the lower threshold, the LPC program is not run. Frames 1 and 2 in Figure 7.9 did not exceed the threshold. Frames 3 through I-1 did, and the LPC coefficients are found for each of them. Frame I was below the low threshold which marks the end of the utterance. The LTW program then is executed. During this time, the input data is being saved in a buffer since the PEs are not running the inlter and autocorrelation programs.

After the LTW program, the data is rearranged so all PEs contain the unknown input utterance. Finally, the SP DTW program is executed in all 100 PEs. In the end 100 distance scores are computed and the smallest score comes from the known utterance that best matches the unknown input utterance.

Figure 7.9 shows that most of the system time is spent executing the filtering, autocorrelation, and LPC programs. For a typical utterance with 40 frames, $40(1.8+.16)=136 \mathrm{~ms}$ are spent computing the LPC coefficients from the speech samples. The DTW program uses 79.4 ms for both the rearrange and SP programs. Since the LPC programs uses only 8 PEs, 92 PEs are idle during 64 ms of the LPC computation time. These idle PEs can be used if

PEs


Figure 7.9 Time and PE usage for the parallel isolated word recognition system.
several frames of LPC coefficients are computed in parallel. To do this, the autocorrelation program would leave the first frame of coefficients in PEs 0 through $\mathrm{p}-1$. The LPC program would not be executed as described above; instead the autocorrelation program would be run again. The autocorrelation coefficients from the second run would be stored in PEs $p$ through $2 p-1$. The would be repeated with the autocorrelation coefficients from frame i stored in PEs ip through $(i+1) p-1$. Then the LPC program could be run and it would compute $[\mathrm{N} / \mathrm{p}$ frames of LPC coefficients simultaneously where N is the number of PEs. If this approach were used on the system in Figure 7.9, the filter, autocorrelation, and LPC execution time would be reduced to 78.4 ms not including the time to move data from PEs 0 through $\mathrm{p}-1$ to PEs ip through $(i+1) p-1$. Although this approach will increase the throughput, it will also increase the delay between the time the speech enters the system and the time LPC coefficients are computed. This is because the computation of the LPC coefficients of frame 0 must wait until the autocorreiation coefficients of frame $\lfloor\mathrm{N} / \mathrm{p}\rfloor$ are computed. Such a delay is undesirable for real-time processing.

The DTW program could execute in fewer cycles with more PEs if needed. For a 1,000 word vocabulary, the area in Figure 7.9 will be constant, so adding more PEs will decrease the execution time, and removing PEs will increase the execution time. Increasing the execution time will delay the processing of new input samples, which would have to be buffered while the DTW program is running. The next section discusses the effects of the DTW execution time on the input buffer size.

### 7.7.4. Buffering the Input Data

After executing the DTW program, approximately 80 ms have passed since the last input frame was processed. During this time 1,600 new samples will arrive if the sampling rate is 20 KHz . The input data is spread among 100 PEs, so each PE needs a 1616 -bit word buffer to hold the new data while executing the DTW program. Each additional 100 utterances added to the vocabulary require 15 more 16 -bit words of buffer space, so the 1,000 word vocabulary needs 151 16-bit words of storage in each PE to hold the new input
samples that arrive while the DTW program is running.
The filter, autocorrelation, and LPC programs can process data at 29 KHz when $\mathrm{p}=8$, while high quality speech samples arrive at 20 KHz , therefore the system cam empty the buffer at a rate of 9 KHz . The 100 utterance system takes 178 ms to catch up, while the 1,000 utterance system takes $1,690 \mathrm{~ms}$. Both of these times assume the energy is greater than the low threshold and the LPC coefficients are computed for each frame. If the energy is less than the low threshold, the endpoint routine does not call the LPC program. The sampling rate for the filtering and autocorrelation programs is 55 KHz (Table 7.3 ), therefore the buffer will empty at 35 KHz . The 100 utterance system will catch up in 45 ms , while the 1,000 utterance system will need 431 ms . Most real-time speech recognition systems can tolerate a delay of 431 ms .

### 7.7.5. Summary

Although the SIMD speech recognition system can process data at 20 KHz and have a 1,000 utterance vocabulary, a buffer is needed to hold the input samples as the DTW program is run, and the utterances must be spaced far enough apart so that a subsequent utterance does not end before the buffers are emptied. Table 7.15 summarizes the buffer requirements for $p=8$. The buffer requirements were not computed for $p=16$ since the filer + autocorrelation +LPC programs can process at most 14 K samples per second when $\mathrm{NetD}=18$, and 19 K samples per second when $\mathrm{NetD}=0$.

This chapter has shown that an SIMD machine using a current technology processor in each of its PEs and CU can process high quality speech in real time. The next section gives concluding remarks and describes the strengths and weaknesses of the SIMD machine for speech processing.

Table 7.15. Buffer requirements for SIMD speech recognition system. $p=8$, $\mathrm{NetD}=18, \mathrm{I}=40$, input sample rate $=20 \mathrm{KHz}$.

| Vocabulary Size | 100 | 1,000 |
| :---: | :---: | :---: |
| Calls to DTW | 1 | 10 |
| DTW Time | 80 ms | 745 ms |
| Samples Buffered | 1,600 | 15,000 |
| PE Buffer Size | 16 | 150 |
| Catch Up Time | 178 ms | $1,670 \mathrm{~ms}$ |
| with LPC |  |  |
| Catch Up Time | 45 ms | 431 ms |
| without LPC |  |  |

### 7.8. Conclusions

Designing a parallel processor is difficult without knowing the types of program it will run. This chapter has presented a parallel speech recognition system based on an SIMD machine. The experience gained in programming the SIMD machine to recognize isolated words will help in refining the SIMD machine design for speech recognition. The following sections discuss the different parts of the SIMD machine and give details as to which features it should have for real-time speech recognition.

### 7.8.1. The Processor

Each PE and the CU contain a processor. Sim68 simulated each processor as an MC68000 microprocessor, which proved to be well suited for the typical isolated word recognition system presented in Chapter 4. The following sections discuss what was good about the MC68000, and what improvements could be made if a custom processor were used.

### 7.8.1.1. Data Size and Type - 16-bit signed fixed point

Most speech data can be represented as a 16 -bit signed integer, therefore the processor should operate on 16-bit data. The autocorrelation LPC and LTW routines used some 32 -bit values, so 32 -bit addition should also be implemented.

The LPC, LTW, and DTW routines could have used floating point operations, but they were able to be implemented using only fixed point operations. Adding floating point operations would make writing some of the programs easier and might reduce the execution times of the LPC and LTW programs.

Some DTW programs use a distance measure which requires taking the logarithm of a value [Itak75]. The logarithm function can be approximated
using fixed-point arithmetic, but this places a burden on the programmer. A system using such a distance measure may benefit from having hardware floating-point operations since it makes the machine easier to program.

### 7.8.1.2. Internal Registers - At Least 18 Data Registers

The MC68000 has 8 32-bit data registers. Comparing the SP and PP1 DTW programs showed that more registers could be used. The SP program has only a few variables and keeps them all in registers. The PP1 program has 18 variables, which must be stored in memory. Although the two program execute similar code, the SP program takes half the time of the PP1 program because it did not reference variables in memory as often. For the speech recognition system used here, at least 18 data registers are needed since the PP1 program uses 18 variables.

### 7.8.1.s. Memory Size - $2 K$ bytes

Table 7.16 summarizes the memory requirements for each of the programs in the speech recognition system. Many of the programs can store all their variables in the internal registers, therefore they require no PE memory. The total memory usage for the CU is 1,680 bytes and each PE uses 352 bytes. The main routine passes the data to the other routines by using pointers, therefore most routines use little PE memory, while the main routine (and endpoint) uses the most PE memory.

A CU memory size of 2 K bytes and a PE memory size of 512 bytes should be enough for the proposed speech recognition system. Using 512 bytes for the PE memory allows $\mathbf{3 5 2}$ bytes for the variable, and 160 bytes for buffer space.

### 7.8.1.4. Instruction Set - Add $\mathrm{M}_{\mathrm{CC}}$

The instruction set of the MC68000 is well suited for speech signal processing since it is a 16 -bit processor The most important operations are the 16 and 32 -bit signed additions and subtractions, and the 16 by 16 -bit signed multiply and the 32 by 16 -bit signed divide.

Table 7.16 Memory usage, in bytes, for SIMD based isolated word recognition system.

|  | CU <br> Program | PE <br> Data |
| :---: | :---: | :---: |
| filter | 112 | 4 |
| auto | 200 | 0 |
| LPC | 372 | 6 |
| main* | 352 | 342 |
| LTW | 148 | 0 |
| rearrange | 108 | 0 |
| DTW | 388 | 0 |
| Total | 1,680 | 352 |

[^10]The need for data conditional masking could be reduced if a new instruction called $\mathrm{M}_{\mathrm{CC}}$ were implemented. The $\mathrm{M}_{\mathrm{CC}}$ instruction is like the $\mathrm{B}_{\mathrm{CC}}$ instruction which branches when a condition code is true. The $\mathrm{M}_{\mathrm{CC}}$ instruction would move data from one register to another when a condition code is true. Finding the minimum of two variables takes $9.5 \mu \mathrm{~s}$ using data conditional masking. The $\mathrm{M}_{\mathrm{CC}}$ instruction could reduce this to about $3 \mu \mathrm{~s}$.

### 7.8.2. Inter-PE Communication - Cube, Shift( $\pm$ 1), and Broadcasts

Table 7.17 shows the inter-PE communication usages for each of the programs. The $\operatorname{Shift}( \pm 1)$ and Cube interconnection functions are frequently used by the programs and should be implemented with hardware so they will transfer quickly. The Perm function is used only by the LPC routine and does not need a hardware implementation since it is infrequently used.

The broadcasts are all performed by the CU using self modifying code, which requires no special hardware. The TOCU path from PE 0 to the CU is needed by the endpoint routine so the CU can make conditional branches based on the data in the PEs. The rearrange program uses the TOCU path to broadcast data from PE 0 to all PEs.

### 7.8.3. Masking - Data Conditional

Of the two different masking techniques discussed in Section 2.3, the speech recognition system programs used only the data conditional mask. In all but the DTW program, general PE masks could have been used instead of the data conditional masks. The data conditional masks were used since it was clearer which set of PEs were being enabled. In many cases, general PE masks will execute faster than data conditional masks because they can be computed once at compile time. The data conditional masks; however, must be computed at run time, once for every time the mask is used. Table 7.18 summarizes the times the data conditional mask is used and gives the time, in cycles, it takes to set-up the data conditional mask and the time taken by the statements affected by the mask. The LPC program is the only program that used the ELSEWHERE mask, and its times are indicated by $8 / 91$ which mean the

Table 7.17 Inter-PE communication used by SIMD machine.

|  | Broadcasts | Transfers | TOCU |
| :---: | :---: | :---: | :---: |
| filter |  | Shift( +1$)$ |  |
| auto |  | Shift $( \pm 1)$, Cube |  |
| LPC | Cube, Perm |  |  |
| endpoint |  |  | yes |
| LTW | yes |  | yes |
| shuffle | yes |  |  |
| DTW |  | Shift $( \pm 1)$ |  |

Table 7.18 Data condition al masking time in cycles.

| Program | Set Up <br> Time | Statment <br> Execution Time |
| :--- | :---: | :---: |
| filter | 36 | 14 |
| auto | 42 | 37 |
| LPC | 34 | 51 |
|  | 50 | $8 / 91$ |
|  | 34 | 65 |
| DTW | 34 | 2 |
|  | 34 | 2 |
|  | 34 | 2 |

WHERE condition takes 8 cycles and the ELSEWHERE takes 91 cycles. The table shows that except for the EPC program, the set up time for the data conditional mask is longer than the time taken by the statements affected by the mask. The $\mathrm{M}_{\mathrm{CC}}$ instruction (described earlier) could be used in all but the LPC program instead of the data conditional mask. This would reduce the execution times.

### 7.8.4. MC68000 Clock Rate - 8 MHz

All the instruction timings presented have assumed an 8 MHz clock rate. Some versions of the MC68000 can run using a 12.5 MHz clock rate. This clock rate with a no wait state memory will cause the programs to run $50 \%$ faster. Although the proposed system can run in real time with the 8 MHz clock, the faster clock rate will allow changes in the system (such as increasing the number of LPC coefficients) and still run in real time.

### 7.8.5. Number of PEs - 100

Table 7.19 summarizes the number of PEs used by each program in the parallel word recognition system. By using 100 PEs, the MC68000 based SIMD machine is able to implement a typical speech recognition system in real time. The value of 100 was chosen because

1) it is the maximum number of PEs that can be used by the autocorrelation program, and
2) the DTW program can compare 1,000 utterances pairs in 0.8 seconds.

The number of PEs used by the autocorrelation, LPC, LTW, and rearrange programs was determined by the problem size. The autocorrelation program uses $\mathrm{N}=100 \mathrm{PEs}$, which is more than all the other programs. Its PE usage is equail to the number of samples in a frame of speech. The preemphasis filter program can use any number of PEs, so it uses the same number as the autocorrelation program. The LPC and LTW programs use $p=8$ PEs. Since $\mathrm{p}<\mathrm{N}, \mathrm{N}-\mathrm{p}=92$ PEs are idle during the execution times of the LPC and LTW programs. The DTW program can use any number of PEs too. It uses all 100 since the autocorrelation program uses 100 . If there are less than 100

Table 7.19 Number of PEs used by the parallel speech recognition system.

|  | Number of PEs | Determined by |
| :--- | :---: | :---: |
| filter | 1 or more |  |
| auto | 100 | N (framesize) |
| LPC | 8 | p (Number of LPC coefficients) |
| endpoint | 0 |  |
| LTW | 8 | p (Number of LPC coefficients) |
| rearrange |  | Number of PEs used by DTW |
| DTW | 1 or more |  |

utterances in the vocabulary, some PEs will be idle during the DTW's execution. The rearrange program uses as many PEs as the DTW program since rearrange's job is to rearrange the data for the DTW program.

Using half as many PEs will at increase the execution time of the autocorrelation program by $3 \%$. The iollowing example shows how the proposed system can be implemented using 50 PEs. The filter, autocorrelation, and LPC programs require $148,7,026$, and 6,352 cycles respectively to execute on 100 PEs. If 50 PEs are used, the LPC program will require the same number of cycles since it uses only 8 PEs , and the filter program will use twice as many cycles since it will be executed twice for every input frame. The autocorrelation program will use 7,214 cycles for a total of $2 * 148+7,214+6,352=$ 13,862 , cycles which is a sampling rate of 28 KHz . This is only one 1 KHz slower than when 100 PEs are used. Therefore, 50 PEs can be used and still process speech in real time; however, the DTW program will require twice as much time when using 50 PEs. With 50 PEs the DTW program will use 1.6, seconds on a 1,000 word vocabulary which is considered too long for real time response.

### 7.8.6. Changing the Word Recognition System Parameters

It has been shown that the proposed isolated word recognition system can process high quality speech in real time. The following section discuss the effects of altering the system parameters on the processing throughput.

### 7.8.6.1. Changing the LPC Frame Size

If the frame size is increased, the autocorrelation program can use more PEs, and the execution time will increase in proportion to $\log \mathrm{M}$ (where M is the frame size) based on the time complexity equations. The time between frames will increase if the sample rate remains the same. Suppose the frame size is doubled to 200 samples and the sampling rate remains the same. The autocorrelation program requires 7,836 cycles per frame which is a sampling rate of 102 KHz (assuming $\operatorname{NetD}=18$ and autocoef $=9$ ). This is nearly twice the throughput of the program using 100 sample frames (See Table 7.3).

If the frame size of the above example is doubled from 100 to 200 samples, and 100 PEs are still used, the autocorrelation program will use 8,204 cycles, the filter program will use twice as many cycles, and the LPC will used the same number of cycles. The total will be $8,202+2 * 148+10,106=18,426$ cycles which is a sampling rate of 43 KHz . This is faster than using 100 samples per frame, which yields 39 KHz .

Reducing the frame size would reduce the number of PEs used. The duration of a frame is based on the characteristics of the vocal tract and the proposed duration ( 5 ms ) is shorter than what is commonly used $(10-20 \mathrm{~ms})$; therefore a frame size reduction would most likely result from a decrease in the sampling rate.

### 7.8.6.2. Changing the Number of LPC Coefficients

The proposed isolated word recognition system has assumed 8 LPC coefficients are used. Many high quality speech processing systems use as many as 16 LPC coefficients. Table 7.4 shows that the maximum sampling rate for 16 coefficients is $19 \mathrm{KHz} ; 14 \mathrm{KHz}$ for $\mathrm{NetD}=18$. Although most high quality systems sample at 15 to 20 KHz and these are near that range, there is no time left for executing the DTW program. This shows that the $8 \mathrm{MHz} \mathbf{M C 6 8 0 0 0}$ SIMD machine based system is able to process in real time, but it does not have much leeway. Increasing the number of LPC coefficients makes it unable to process in real time.

The proposed system assumes a 5 ms frame size. Typically 10 to 20 ms frames are used. If the frame size is increased to 10 ms by using 200 samples per frame and 100 PEs are still used, the time needed will be 8,202 cycle for the autocorrelation program, $2 * 148$ cycles for the filtering program, and 14,200 cycles to the LPC program. This gives a total of 22,698 cycles to process 200 samples for a sampling rate to 35 KHz , which is fast enough of high quality speech.

### 7.8.6.3. Changing the Number of Frames per Utterance

The proposed system assumed that $\mathrm{I}=40$ frames per utterance were output from the LTW and processed by the DTW program. The LTW and DTW execution times are proportional to I, so increasing I will increase the LTW and DTW processing times. Thus a larger buffer is needed to store the incoming speech samples while the LTW and DTW programs are executing. Decreasing I, on the other hand, will shorten the LTW and DTW execution times and require a smaller input buffer.

### 7.8.6.4. Changing the Vocabulary Size

The DTW program is the only program whose execution time depends on the vocabulary size. The DTW execution time is proportional to $|W / N|$ where W is the number of words in the vocabulary and N is the number of PEs. As with the number of frames per utterance, an increase in $W$ will require a larger input buffer, and a decrease will require a smaller input buffer.

### 7.8.7. Summary

The proposed SIMD machine based isolated word recognition system is able to execute in real time using 100 PEs. Many of the word recognition parameters can be changed and the system will still run in real time. However, increasing the number of LPC coefficients from 8 to 16 without increasing the frame size will cause the system, as it is implemented here, to run slower than real time. The performance of this system is conservative because:

1) a clock rate of 8 MHz was used, although 12.5 MHz MC68000s are available, 2) the PE and CU instruction executions were not overlapped,
2) the LPC frame size was assumed to be 5 ms where $\mathbf{1 0}$ to $\mathbf{2 0} \mathrm{ms}$ are normally used,
3) the network delay was assumed to be $4.5 \mu$ ser 16 -bit word and was not overlapped with the instruction execution, and
4) the LPC program uses only 8 PEs and leaves 92 PEs idle.

Increasing the clock rate to 12.5 MHz would increase the throughput by $50 \%$ if no wait state memory is used. The table on page 59 of [SiKu82] shows that
overlapping the CU and PE instruction execution can result in a $50 \%$ speedup. As shown earlier, increasing the frame size and using the same number of PEs reduces the number of computations. Using a faster network and overlapping network transfers can give an effective network delay of 0 which improves the throughput. Finally, computing the LPC coefficients for several frames in parallel will reduce the number of parallel computations needed for the LPC routine.

Considering all of the above, the SIMD based isolated word system has the power needed to execute the proposed system in real time. A system requiring more computations can be implemented in real time if a less conservative model is used.

## 8. SIMULATING VLSI PROCESSOR ARRAYS

Section 5.3 showed how a VLSI processor array could reduce the number of loops needed to perform a given task. Of course the question left unanswered was "How much time does a loop take?" The following section describes Poker, an emulator for a processor array called Pringle, which has been used to obtain timings. The Poker system was written by members of the Computer Science Department at Purdue University to help in developing the Blue CHiP project [Snyder82a].

### 8.1. Poker Details

The CHiP (Configurable, Highly $P$ arallel) computer [Snyder82a] is a family of architectures each constructed from a switch lattice and a collection of microprocessors (called cells*). The switch lattice consists of many switches that can be connected to each other and to adjacent cells. Figure 8.1 shows a possible layout of switches and cells, where the circles represent switches and the squares are cells. Each switch can be dynamically programmed to connect to any of its eight nearest neighbors (i.e., any switch or cell to the north, east, west, south, northeast, northwest, southeast, or southwest). The cells are not connected directly to each other, but communicate through the switch lattice. This connection is a circuit switch rather than a packet switch. The VLSI array structure of two cells being connected can be realized in a CHiP architecture by connecting two cells through a switch. The VLSI array computer can

[^11]

Figure 8.1. Typical switch lattice.
therefore be included as a member of the CHiP computer family by using this type of inter-cell connection.

The Poker System provides a means to emulate Pringle, a CHiP computer [Snyder82a]. The Poker programming environment gives the user the following tools for developing programs for a CHiP computer:

1) A high level language called $x x$ that allows one to write code for each cell without having to be concerned with details of the hardware.
2) The ability to set switch settings, thus controlling which port on one cell can communicate to another port on another cell.
3) A simple way to assign which cell will run which $x x$ code, and pass different parameters to cells running the same code.
4) A way to map the logical port names given in the $x x$ code to the physical ports given in the switch settings.
5) An added feature that allows a user to trace the execution of an $x x$ program on a line by line basis.
Details about using 1 through 4 above are given in [Snyder83]. The major difference between the hardware emulated by Poker and a CHiP computer is the switch lattice. Poker does not use a circuit switched interconnection as a CHiP computer does. Instead, each cell has an output latch and an input queue between it and the switch lattice. The latch is polled regularly by the switch hardware. If it contains data, the data is moved to the input queue of the destination cell.

Although Poker does not directly emulate the inter-cell communication of a VLSI array processor it does emulate enough of the VLSI array to obtain meaningful timings. The following sections describe the Poker programming environment and the hardware it emulates.

### 8.1.1. Software for Emulating with Poker

### 8.1.1.1. The xx Programming Language

The $x x$ programming language is a simplified sequential programming language for defining the code for the cells in Poker. Figure B. 1 in Appendix B gives a complete description of the language. The example in Figure 8.2 shows some of the features of the language and the conventions that will be used here in presenting Poker programs. The line numbers on the left in the figure are used to refer to portions of the figure.

The block of comments before the first numbered line is a standard header that appears before each major program. Each section of the header is described in the following list.
Program Name gives the name of the program as listed in the code names section. The name will be followed by the program name (as used in the text) in ()'s if more than one program uses the same name.
Algorithm will give the figure number of the corresponding $x x$ code if the program is an assembly language program. The $x x$ programs will give the figure number of the algorithm it is implementing.
Machine will be the VLSI processor array.
Function will give a brief description of what the program does.
Precision lists the number of bits and format for the input, output, and any other important variables used by the program.
Number of PEs will list the number of cells used by the VLSI processor array. Parameters lists and describes the parameters that affect the execution times.
Input tells which port the input data comes from in the VLSI processor array.
Output is the corresponding information to Input.
Loop Time tells how many $\mu$ s are needed to process one input sample in the VLSI processor array.
Max Sample Rate tells how many samples can be processed in one second.
Lines 1-12 of Figure 8.2 show that a comment is enclosed between $/ *$ and $* /$, and can span more than one line.
Line 14 declares this code to be named auto, and must be stored in a file named auto.x. If parameters were passed to this cell, the line would be

```
/*
    Program Name: auto (a1)
        Section:, 62%
        Machine: VLSI processor array, simulated by Poker.
        Function: Find autocorrelation coefficients R(i)
        given input signal x(m), using
        R(i)=\mp@subsup{\sum}{k=0}{k=M-i-1}x(k)x(k+i)
        Precision: Input: 32-bit floating point
        Output:32-bit floating point
    Number of PEs: p, the number of coefficients computed.
    Parameters: p, the number of coefficients computed.
    Input:
    Output: D Departs from east port of merge cell.
    Loop Time: }\quad90\mu\mathrm{ s to process one input sample.
    Max Sample Rate: 11 KHz
*/
        This routine finds the first p autocorrelation coefficients
        of its input data. The value of }p\mathrm{ depends on the number of
        cells used. One sample is read from each of the two input
        ports (in1 and in2). The sample coming from the in1 port
        is written to the bottom port (out) so the cell below
        can use it during the next cycle. The two samples are
        multiplied together and added the a running sum (sum). After
        one frames worth of samples have been read (as determined by
        the variable samples) the total sum is output to the results
        port (results).
    */
    code auto;
    trace sum,left,top;
    ports in1,in2,out,results;
    begin
        sint i,samples; 
i := 0;
sum:= 0;
samples:= 10;
out <- sum; /* Send a zero out to initialize the pipeline */
while true do
    begin
    i:=i+1;
```

Figure 8.2. An example of an $x x$ program.
end.

```
top \(<-\) in 1 ;
left \(<-\) in 2 ;
if \(\mathrm{i}<\) samples then \(\quad / *\) Has one frame been processed? */
begin /*No */
out <- top; /* Send sample from top to cell below */
sum \(:=\) sum + top \(*\) left;/* Find sum */
end
eise begin
sum \(:=\) sum + top \(*\) left; \(\quad / *\) Last sample in frame \(* /\)
results <- sum; \(\quad / *\) send out results \(\quad * /\)
sum \(:=0\);
out \(<-\) sum;
\(\mathrm{i}:=0\);
end
end
: \(\quad\) /*Reinitialize, sum */
```

Figure 8.2 (Continued)
of the form

> code auto(arg1,arg2);
where arg 1 and arg2 are given in the code name section which is discussed in Section 8.1.13.
Line 15 gives the variables to be traced. All variables listed here (up to four) will appear on the screen during a run, and in the Trace file if used. This allows monitoring of the variables during execution, but would not be used in a production setting.
Line 16 tells which I/O ports will be used. These are logical names, and will not be associated with physical names until load time. The data in the port names section tell which logical name to map to which physical direction.
Line 17 starts the beginning of the program.
Line 18 declares $i$ and samples to be of type $s$ hort int eger (sint).
Lines 19 and 20 declare several variables to be of type real.
Lines 22-24 are assignment statements.
Line 25 writes the values of sum to the port out. Notice that ": $=$ " is the assignment operator, while "<-" is the read/write port operator.
Line 27 is a while statement, and the boolean value true is always true, so this loop will go on forever.
Line 28 is the start of a begin/end pair.
The rest of the code is much like any other FORTRAN-like high level language.

### 8.1.1.2. The Switch

Figure 8.3a is an example of a configuration of cells for a VLSI processor array algorithm, and Figure 8.3 b is the switch setting that implements it. The particular algorithm is for autocorrelation, and is used as an example of a typical algorithm. Each box $\left(\begin{array}{c}+-+ \\ x, y \\ +-+\end{array}\right)$ is a cell where $x$ is the row number of the cell, and $y$ is the column number. $A$ "." is a switch and the $-, \backslash, /$, and are the data paths.


Figure 8.3 (a) Example of a cell configuration for a VLSI algorithm. (b) Example of Poker switch settings for the algorithm.

Each processor has eight logical switch input/output ports Most programs presented here use a given port for either input or output but not both, so often arrow heads are used to show the direction the data flows. This has no effect on the hardware or software; the arrows are used to make the data flow clearer to the reader. Also, some data paths are used to synchronize two cells. In this case, the arrival of data at cell A marks some event at cell B, and the value of the data passed is ignored. The data paths used in this manner are drawn with light lines, while true data paths are drawn with heavy lines.

### 8.1.1.3. Code Names

Each processor can run different code. The code name listing on the right of Figure 8.4 shows which program is run on which processor. There is a correspondence between the left and the right halves of the figure. The upper left cell in the switch runs the code listed in the upper left of the code names. If a cell is unused, no name is listed. In reality, all cells run all the time, but the unused cells run code called empty which is a statement jumping to itself.

Some programs will have data values listed below the program names. These values are passed to the given program as arguments on the line declaring the name of the code. For example if line 14 of Figure 8.2 were:

$$
\text { code auto( } \arg 1, \arg 2, \arg 3, \arg 4)
$$

the first value listed below the code name in Figure 8.3 would be passed as arg1, the value below it as arg2, and so on. Up to four values can be passed. The values need not be the same for different cells running the same code.

### 8.1.1. 4 Port Names

As mentioned above, each port can be assigned a logical name. This name is mapped to a physical port during load time. The port names given in the example in Figure 8.5 show the mapping from logical names to physical ports. The position of a given name in a cell identifies the port to which it is connected. The positions are:


Figure 8.4. Example of a Poker switch setting and code name assignments.


Figure 8.5. Example of Poker port name assignments.

|  | north |  |
| :--- | :--- | :--- |
| nw |  | ne |
| west |  | east |
| sw |  | se |

When running assembly code, data is written to the physical ports, and not logical ports; therefore the port assignment table is not needed.

### 8.1.2. Hardware Emulated by Poker

Figure 8.6 shows the hardware used in one cell of Poker. The main components are an Intel 8051 microprocessor, an Intel 8231 Arithmetic Processor Unit (APU), and the switch interface. The following gives more details about the hardware emulated by Poker.

### 8.1.2.1. The Intel 8051 Microprocessor

The heart of the hardware is an Intel 8051 single-component 8-bit microcomputer [Intel]. It is an 8 -bit processor designed for single chip operations as a controller or as an arithmetic processor. It runs with a 12 MHz clock and the shortest instruction takes 12 cycles, or $1 \mu \mathrm{~s}$. An 8-bit register addition or subtraction takes $1 \mu$ s while an 8 -bit unsigned multiplication takes $4 \mu \mathrm{~s}$. Figure B. 2 is a list of the 8051 instruction set including execution times for each instruction.

The 8051 has two types of RAM, internal and external. There are 256 bytes of internal RAM with the upper 128 bytes being special function registers. These registers allow access to the two built-in 16 -bit timers, the four built-in 8 -bit $1 / O$ ports, and other special features of the 8051 . (Figure B. 3 gives an example of how to use the built-in timer to control the execution time of a loop.) The lower 128 bytes can be used as regular memory. Most assembly language programs presented here use only the internal RAM.

The external RAM consists of 4 K bytes of EPROM and 2 K bytes of RAM. The EPROM contains routines used to support the $x x$ code. The RAM holds the user's program and data. The external RAM is accessed only through a special register, and thus takes more processor time to use than the internal RAM.


Figure 8.6. Poker cell detail (from [Field]).

### 8.1.2.2. The Arithmetic Processing Unit (APU)

There is an Intel 8231 APU to assist the 8051 microprocessor with 32-bit floating point arithmetic. The two processors communicate via an 8-bit command latch and an 8-bit data latch. The 8051 pushes data onto the 8231's stack, sends a command, and then pops the result. The APU executes a 32-bit floating-point addition in at most $92 \mu \mathrm{~s}$, subtraction in $93 \mu \mathrm{~s}$, a multiplication in $42 \mu \mathrm{~s}$, and a division in $46 \mu \mathrm{~s}$. These maximum execution times are too slow for most speech processing. Also, there is considerable overhead in pushing/popping data to/from the APU, so it is faster for the 8051 to perform some operations than to send them to the APU.

Variables declared to be type real or int in $x x$ are 32 bits long and are processed by the APU. Otherwise, variables of type sint are 8 bits each and are processed directly by the 8051 .

### 8.1.2.3. The Switch

An 8051 can communicate with other 8051s through the switch. The switch is a crossbar switch that allows any processor to talk to any other processor An 8051 talks to the switch through an 11-bit wide output latch, and an 11 -bit wide, 16 -word deep input queue. Since each processor has 8 logical I/O ports that are implemented by one latch and queue, three of the 11 bits are directional information, i.e., they tell to which port the remaining 8 bits of data are to go. The same is true for the input queue: 8 bits are data, and three bits are the tag telling from which port the data came.

The switch can poll 8 cells every $\mu$ s. There are 64 processor cells in an 8 by 8 square, plus 32 more $1 / O$ cells along the edges of the square, giving a total of 96 cells, or $12 \mu$ s to do one scan. It is the software's responsibility to wait $12 \mu$ setween writes to the output latch to be sure the previous data was written. If two writes happen between scans, the first data written is lost. Figure B. 4 gives an example of how to read/write data from/to the switch.

Once the data is received from the switch, it is the programmer's responsibility to check the tag and buffer the data until all four bytes have arrived from the same direction. In some programs, the data comes from only one direction, or a known direction, so the direction need not be checked. This short cut is used frequently in the assembly routines presented in the following chapters to decrease the execution time of the algorithms.

When using $x x$, the high level language, all port checking and delaying are handled by the compiler and/or loader.

### 8.1.2.4. The 8051 Assembler

The assembler used for the 8051 supports all the mnemonics for machine instructions specified in [Intel]. The general format of an instruction is:
opcode destination, source
so,
mov sum,a
would move the data from $a$ (the accumulator) to the internal RAM location called sum. The output from the assembler, shown in the figures in Appendix $B$, prints the execution time in $\mu$ s for each instruction to the left of the instruction.

The assembler also allows files to be inserted into the current input file. A line of the form:
\#include "filename.h"
will stop the assembler from reading the current file and start reading filename.h. Once filename.h is read, processing is continued on the previous input file. Two commonly used include file are ports.h and util.h. Ports.h contains the $I / O$ port definition as shown in Figure B.5. util.h contains the definition for writedelay which waits a fixed amount of time for data to be read from the output latch, and readwait which waits for data to appear in the input queue. util.h is listed in Figure B.6.

### 8.1.3. Summary

This section has presented the Poker system that is used to simulate VLSI processor arrays. A brief description was given of both the hardware and software, with emphasis on how the hardware affects the software. The important points with respect to the simulations described in the following sections are:

1) Although each cell has an Intel 8231 APU, it is often faster to use the Intel 8051 microprocessor to perform the 8 and 16 -bit fixed point arithmetic.
2) Each cell has eight logical I/O ports which are implemented by one output latch and one 16 -word deep input queue. \&bit data is written into the output latch; the latch is polled once every $12 \mu$ s, so there must be a $12-\mu \mathrm{s}$ delay between writes to the latch.
3) The 8051 has two 16 -bit timers that can be used to synchronize cells.

Overall, Poker provides an accurate simulation of a VLSI processor array.

### 8.2. Simulation of Filtering Algorithms

This section presents two different digital filtering algorithm simulations. The first is a direct implementation of the VLSI algorithms discussed in Section 6.1.1. This algorithm use no broadcasts and produces one output every two loops. The second algorithm is based on the VLSI algorithms in Section 6.1.2. Here broadcasts are used, and one output is produced during every loop.

The following is a list of requirements a filtering program must meet to process speech data in real time.
Sampling rate: The sampling rate for speech data ranges from 6.67 KHz for telephone quality speech to 20 KHz for high quality speech. The filter program must process speech data at these rates to run in real time.
Precision: Speech data needs about 8 bits per sample for telephone quality speech and 11 to 12 bits per sample for high quality speech.
Type of filter: Selecting values for $p$ and $q$ depends on the type of filter used: The selection of $p$ and $q$ does not affect the execution time of these filtering algorithms; it changes only the number of cells that are used. Therefore during the simulations, $p$ and $q$ are generally set to values that produce convenient sized arrays.

### 8.2.1. Digital Filtering Without Broadcasts

Figures 8.7, 8.8, and 8.9 show the switch settings, port names, and $x x$ routines, respectively, used to simulate the first filter algorithm with $\mathrm{p}=2$ and $q=2$. The values selected for $p$ and $q$ have no effect on the execution time of this program. For convenience, these values were selected so that the array would fit in a four by four cell arrangement. The numbers listed under the name filter on the right half of Figure 8.7 is the value of the filter coefficient that is used by the given filter cell. This example is evaluating

$$
y_{m}=b_{0} x_{m}+b_{1} x_{m-1}+b_{2} x_{m-2}+a_{1} y_{m-1}+a_{2}+y_{m-2}
$$



Figure 8.7. Switch settings for no broadcast $x x$ filter program, $\mathrm{p}=2$ and $\mathrm{q}=2$.


Figure 8.8. Port names for no broadcast $x x$ filter program, $p=2$ and $q=2$. Figure 8.12. Port names of fast filter (f1) program.

```
/*
Program Name: filter
Algorithm: Figure 6.1
Machine: VLSI processor array, simulated by Poker.
Function: Compute \(y_{m}\) given \(x_{m}\) using
    \(y_{m}=\sum_{k=0}^{q} b_{k} x_{m-k}+\sum_{k=1}^{p} a_{k} y_{m-k}\).
Precision: Input: 32-bit floating point.
    Coefficients: 32-bit floating point.
    Output: 32-bit floating point.
    Number of PEs: \(p+q+1\), the number of coefficients.
    Parameters: \(\quad p+q+1\), the number of coefficients.
    Input: Arrives at the north port of cell \((2,1)\).
    Output: \(\quad\) Departs from the south port of cell (4,3).
    Loop Time: \(\quad 2,016 \mu\) s to produce one output sample.
    Max sample Rate: \(\quad 500 \mathrm{~Hz}\)
    */
code filter(coef);
trace \(\quad\) sum,in;
ports Topin, Topout, Botin, Botout;
begin
    real Topin, Topout, Botin, Botout;
    real coef, sum, in;
    real zero;
    sum \(:=0\);
    zero : \(=0\);
    Topout <-zero;
    Botout <- zero;
    while true do
                    begin
                in \(<-\) Botin;
                    Topout <-in;
                sum <- Topin;
                sum \(:=\) sum + coef \(*\) in;
                Botout <- sum;
                    end
    end.
```

Figure 8.9. $x x$ code for no broadcast filter program.

Dec 16 08:41 1983 dummy.x Page 1

| 1 | code | dummy; |  |
| :---: | :---: | :---: | :---: |
| 2 | trace | tmp; |  |
| 3 | ports | Topin, Botout |  |
| 4 | begin |  |  |
| 5 |  | real | tmp; |
| 6 |  | real | Topin |
| 7 |  |  |  |
| 8 |  | tmp $:=0.0$ |  |
| 9 |  |  |  |
| 10 |  | while true do |  |
| 11 |  |  | begin |
| 12 |  |  | Botou |
| 13 |  |  | tmp |
| 14 |  |  | end |
| 15 | end. |  |  |

Dec 16 08:41 1983 input.x Page 1

```
    code
    trace
    ports
    begin
        real out,sync;
        real i;
    zero := 0.0;
    i := 1.0;
            while true do
                begin
                tmp <- sync;
                    out <- i;
                i}:=\textrm{i}+1\mathrm{ ;
                if(i>10.0) then
                i := 1.0;
                    tmp<- sync;
                out <- zero
                end
    end.
    input;
    i;
    out,sync;
    real tmp,zero;
```

Figure 8.9 (Continued)

Dec 16 08:41 1983 output.x Page 1

| 1 | code | output; |
| :--- | :---: | :---: |
| 2 | trace | out; |
| 3 | ports | in; |
| 4 | begin |  |
| 5 |  | real out; |
| 6 |  | real |
| 7 |  | while true do |
| 8 |  |  |
| 9 |  | begin |
| 10 |  |  |
| 11 |  | out $<-$ in; |
| 12 | end. |  |

Dec 16 08:41 1983 zero.x Page 1


Figure 8.9 (Continued)
for $b_{0}=3, b_{1}=2 ; b_{2}=1, a_{1}=5$, and $a_{2}=4$. Figure 8,10 lists the execution time in $\mu \mathrm{s}$ for each statement in the filter program. Column one is the number of times the given statement was executed during the simulation. Columns two through four are the minimum, average, and maximum times in $\mu$ s for the given statement. The total time for one loop is $1,008 \mu \mathrm{~s}$, and two loops are required to process one input. This gives a total time of $2,016 \mu$ s, or a sampling rate of less than 500 Hz . Briefly, the main delays causing the program to be so slow are the time for the inter-cell communications and the time needed to send data to and from the APU. This will be discussed in more detail in Section 8.2.2.2.

500 Hz is not fast enough for speech processing. This problem is overcome by the algorithm discussed the thext section.

### 8.2.2. Digital Filtering Using Broadcasts

The previous filtering algorithm could not process data fast enough to filter speech signals since it required two loops to produce one sample and each loop took $1,008 \mu \mathrm{~s}$, An implementation of the VLSI algorithm presented in Section 6.1.2 can produce one sample for every loop. It does this by replacing the upward flowing pipeline with two simultaneous broadcasts. Three programs were written to run this algorithm. They are as follows:

| Name | Language | Data Size | Sum Size |
| :---: | :---: | :---: | :---: |
| $\mathrm{f1}$ | xx | 32 bit | 32 bit |
| f 2 | 8051 | 86 bit | $\mathbf{1 6}$ bit |
| f 3 | 8051 | 16 bit | 24 bit |

All three programs thmplèment the same algorithm. They differ in the language in which they are written and in the precision of the data they process. Program fl still cannot process data fast enough for real-time speech filtering. Programs 2 and 3 show that by reducing the precision of the data and coding in assembly language, one can process data fast enough for realtime speech processing. The following sections describe each program.


Figure 8.10. Execution times for slow $x x$ filter program. Execution times are given in $\mu \mathrm{s}$.

### 8.2.2.1. Fast $x x$ Filter Program - f1

Figures 8.11, 8.12, and 8.13 shows the switch settings, port names, and $x x$ listings, respectively, for the $x x$ program for f 1 with $\mathrm{p}=1$ and $\mathrm{q}=2$. For convenience, these values for $p$ and $q$ are chosen so that all the cells used for the filtering operation will fit along one column of a four by four array. As before, the values of $p$ and $q$ have no effect on the execution time of the algorithm unless large values will lengthen the time needed to broadcast a value to all cells.

The heavy lines in Figure 8.11 are the data paths, while the lighter lines are paths used for synchronization. Notice the similarities between the switch setting of Figure 8.11 and Figure 6.2. Figure 8.14 lists the execution time in $\mu \mathrm{s}$ for each statement in the filter program.

Some general comments about these times are:

1) The variable declarations require some execution time because various flags are set during run time to indicate which variables are traced. In a production system the variables would not need to be traced.
2) All writes to output ports take $91 \mu \mathrm{~s}$. They are not buffered and go immediately to the switch lattice.
3) Reads from input ports, on the other hand, can vary greatly in execution time. The data coming from the switch lattice enters a 16 -word hardware input buffer. When the cell reads from the buffer, it gets one byte of data along with a tag telling which port the byte came from. If the data did not come from the desired port, the data is stored in a buffer for use when the cell wants to read from the given port.

The total time for one loop is $906 \mu$ s. Since one sample is processed every loop, the sample rate which can be handled is about 1.1 KHz , still too slow for speech processing. The execution time for one loop is spent as shown in Table 8.1. $65 \%$ of the time is for $I / O$, while only $38 \%$ is for the actual computation. Figure B. 4 shows it takes $49 \mu$ s to write four bytes to an output port while Figure 8.14 shows that writing to an output port takes $91 \mu$ s. The additional 42 $\mu$ s are the overhead introduced by the compiler. Part of this overhead is moving the data from external RAM to internal RAM. The $x x$ compiler stores all type reals in external RAM while the example in Figure B. 4 assumed the data is in internal RAM.


Figure 8.11. Switch settings and code names for fast filter (f1) program for $p=1$ and $q=2$. The heavy line are the data paths, while the lighter lines are paths used for synchronization.


Figure 8.12. Port names of fast filter (f1) program.

Dec 16 09:34 1983 filter.x Page 1

| /* |  |
| :---: | :---: |
| Program Name: filter ( ${ }^{\text {(1) }}$ ) |  |
| Algorithm: | Figure 6.1 |
| Machine: | VLSI processor array, simulated by Poker. |
| Function: | Compute $y_{m}$ given $x_{m}$ using $y_{m}=\sum_{k=0}^{q} b_{k} x_{m-k}+\sum_{k=1}^{p} a_{k} y_{m r-k}$. |
| Precision: | Input: 32-bit floating point. <br> Coefficients: 32-bit floating point. <br> Output: 32-bit floating point. |
| Number of PEs $: p+q+1$, the number of coefficients. |  |
| Parameters: | $\mathrm{p}+\mathrm{q}+1$, the number of coefficients. |
| Input: | Arrives at the north port of cell ( 2,1 ). |
| Output: | Departs from the south port of cell (4,3). |
| Loop Time: | $906 \mu$ s to produce one output sample. |
| Max Sample Rate: 1.1 KHz |  |
| */ |  |
| code <br> trace <br> ports <br> begin | filter(coef); |
|  | sum,in; |
|  | right, top, out; |
|  |  |
|  | real right, top, out; |
|  | real coef, sum, in; |
| $\begin{aligned} & \text { sum }:=0.0 ; \\ & \text { out }<-0.0 ; \end{aligned}$ |  |
|  |  |
| while true do |  |
| begin |  |
| in <-right; <br> sum <- top; |  |
|  |  |
| sum := sum + coef * in; |  |
| out $<$ - sum; |  |
|  | end |
| end. |  |

Figure 8.13. $x x$ code for fast filter (f1) program.

Dec 16 09:34 1983 input.x Page 1

| 1 | code | input; |
| :--- | :--- | :--- |
| 2 | trace | i,tmp; |
| 3 | ports | out,sync; |
| 4 | begin | real out,sync; |
| 5 |  | real |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  | while true do |
| 10 |  | begin |
| 11 |  | tmp $<-$ sync; |
| 12 |  | out $<-i ;$ |
| 13 |  | i $=1+1.0 ;$ |
| 14 |  | end |
| 15 |  |  |

Dec 16 09:34 1983 output.x Page 1

| 1 | code | output; |
| :--- | :--- | :--- |
| 2 | trace | out; |
| 3 | ports | in; |
| 4 | begin |  |
| 5 |  | real out; |
| 6 |  | real |
| 7 |  | in; |
| 8 |  | while true do |
| 9 |  | begin |
| 10 |  | out $<-$ in; |
| 11 |  | end |
| 12 | end. |  |

Dec 16 09:34 1983 zero.x Page 1

| 1 | code zero; |  |
| :--- | :--- | :--- |
| 2 | ports out,sync; |  |
| 3 | begin |  |
| 4 |  | real dumb; |
| 5 |  | real out;sync; |
| 6 |  | while true do |
| 7 |  | begin |
| 8 |  | dumb $<-$ sync; |
| 9 |  | out $<-0.0 ;$ |
| 10 |  | end |
| 11 |  |  |

Figure 8.13 (Continued)

Table 8.1 Execution times for filtering program 11.

| Function | Time | Percent of Total |
| :---: | ---: | ---: |
| Input | $495 \mu \mathrm{~s}$ | $55 \%$ |
| Output | $91 \mu \mathrm{~s}$ | $10 \%$ |
| Computation | $318 \mu \mathrm{~s}$ | $35 \%$ |
| Loop Control | $2 \mu \mathrm{~s}$ | $<1 \%$ |


| Count | Min | Ave | Max | code <br> trace <br> ports <br> begin | sum,in; right, | op, out; | oef); |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 10 | 10 | 10 |  |  | real real | right, top, out coef, sum, in; |
| 1 | 52 | 52 | 52 |  |  | sum := | 0.0; |
| 1 | 143 | 143 | - 143 |  |  | out <- | 0.0; |
| 1 | 0 | 0 |  |  |  | while tr | rue do begin |
| 33 | 250 | 255 | 418 |  |  |  | in <-right; |
| 33 | 238 | 240 | 310 |  |  |  | sum <- top; |
| 32 | 318 | 318 | 318 |  |  |  | sum $:=$ sum + |
| 32 | 91 | 91 | 91 |  |  |  | out <-sum; |
| 32 | 2 | 2 | 2 |  |  |  | end |

Figure 8.14. Execution times for $x x$ fast filter (f1) program.

The computation takes $318 \mu \mathrm{~s}$ to multiply two numbers and add the product to a running sum. Most of this time is spent moving data from external RAM to the APU and back again.

The largest percent of time is spent reading an input port. The data arrives one byte at a time, with a tag telling which port it came from. The software must maintain a separate buffer for each possible tag since a tag represents a logical input port. This buffer management requires a great deal of time, as Figure 8.14 shows.

### 8.2.2.2. Programming Techniques for Reducing Execution Times

By using assembly language programming, the following techniques can be applied to reduce the execution time of a loop.

1) Reduce the data size. Although most applications do not need 32-bit floating point arithmetic, the current version of $x x$ supports only 32 -bit floating point and integer arithmetic ${ }^{*}$. Digital filtering can be done with 8 or 16-bit signed fixed point data. This allows the 8051 to do the computations directly, thus saving the overhead of sending the data to the APU. Also, reducing the data size reduces the amount of data to send through the switch.
2) Use the $12 \mu$ s delay time between writing to the switch. Of the $49 \mu$ s needed to move four bytes of data from internal RAM to the switch, 33 $\mu$ s are nops ("no operations") waiting on the switch. These $33 \mu$ s could be used to perform a computation.
3) Store variables in internal RAM. In assembly language, all important variables can be stored in internal RAM, thus eliminating the overhead of referencing external RAM.
4) Control the arrival time of data. The arrival of data to the input port can be controlled so that data will arrive in the order needed. This eliminates the need for time consuming buffer management.
[^12]Given the current implementation of the $x x$ programming language, assembly language programs are needed to get the throughput for real-time processing. The following sections describe f2 and f3. These programs are written in 8051 assembly language and use the above techniques to reduce the time of a loop.

### 8.2.2.3. Fast Assembly Language Filter Program - f2

The f 2 program uses 8 -bit inputs and produces a 16 -bit sum. Figure 8.15 shows the switch settings for $\mathbf{f 2}$ with $\mathrm{p}=1$ and $\mathrm{q}=2$, and Figure B. 7 is a listing of the program. There are no port names given since these assembly language routines reference the physical ports and not the logical ports. Comments have been added to the f 2 listing to help explain what it is doing. For example, the line

```
;
;8 sum <-0:
```

is a comment meaning that the assembly statements that follow perform the same function as line 8 of the corresponding 11 program. The ";" identifies the start of a comment.

Program 12 implements the same algorithm as 11 with one exception. The communication through the switch is carefully controlled so that data arrives in the order it is needed. This eliminates the need to check the source tag and buffer inputs. Unfortunately, the switch settings of Figure 8.11 result in a race condition when cells $(3,1)$ and $(4,1)$ write to their south ports at the same time. The destination of both writes is cell (4, ) and the order of arrival is uncertain. To prevent this, the south port of cell $(4,1)$ goes to the output cell $(4,2)$, which delays the data slightly before writing it to its west port. The arrival times are controlled by using some data paths only for synchronization. Figure 8.16 shows the arrival times and the name of the input port from which the data came the following example:

1) At time one each of the filter cells $(1,1),(2,1),(3,1)$, and $(4,1)$ writes data to its south port, and the zero cell $(1,2)$ writes to its north port. This data arrives at the north ports of the filter cells and the south port of the output cell $(4,2)$ at time two.


Figure 8.15. Switch settings for 8 -bit fast filter (f2) for $p=1$ and $q=2$.


Figure 8.16. Arrival times and port names for f2.
2) The output cell $(4,2)$ sends data out its west port after getting data from its south port. This data arrives at the east ports of cells $(3,1)$ and $(4,1)$ and the south port of the input cell $(2,2)$ at time three.
3) The arrival of data at the input cell $(2,2)$ signals it to write to its west port at time three. This arrives at the east port of filter cells $(1,1)$ and $(2,1)$ and the west port of the zero cell $(1,2)$ at time four.
4) The arrival of data at the zero cell signals it to write a zero value to its north port, which arrives at the north port of cell $(1,1)$ at time five.
Now all cells have data as Figure 8.16 shows. The data is guaranteed to arrive in this order each time through the loop since the transfers are done synchronously.

In f2, cells $(1,1),(2,1),(3,1)$, and $(4,1)$ perform the same code at the same time. At the start of the loop, the data from the north port is in the input queue as shown above. Both bytes are read and saved in internal RAM. Next, the data from the east port is in the queue. It is read and the computation performed. Finally, the sum is written to the south port.

The LSB (least significant byte) of the sum is written before the MSB (most significant byte) is computed. This allows the computation to overlap the $12 \mu$ s switch waiting time.

The input data and the filter coefficients are 8 bits while the running sum is 16. The output cell removes the upper 8 bits when passing the sum back to cells $(3,1)$ and $(4,1)$.

Figure 8.17 gives the equivalent times for each of the $x x$ code statements. The total time for one loop is $33 \mu \mathrm{~s}$, or a sample rate of about 30 KHz . This is well above the rate needed for speech processing.

There are some practical problems with $f 2$. The data size of 8 bits is adequate for telephone quality speech, but many applications use more than 8 bits. Also the input cell is tightly coupled to the other cells, i.e., it must produce input data at a given time. If it is too soon or too late, the data will enter the queue at the wrong time and be mistaken for other input data. In a real application, the speech sample rate should not have to be tied to the processor clock. The f3 program, as described next, overcomes these problems.

| f1 | f3 | f2 |  |
| :---: | :---: | :---: | :---: |
| x 8 | 8051 | 8051 |  |
| 32 bit | 16 bit | 8 bit |  |
|  |  |  | code filter(coef); |
|  |  |  | trace sum, in; |
|  |  |  | ports right, top, out; |
|  |  |  | begin |
|  |  |  | real right, top, out; |
| 10 |  |  | real coef, sum, in; |
| 52 | 3 | 2 | sum $:=0.0$; |
| 143 | 31 | 17 | out <-0.0; |
| , |  |  | while true do |
|  |  |  | while true do begin |
| 255 | $>13$ | 2 | in <-right; |
| 240 | 9 | 6 | sum <- top; |
| 318 | 25 | 12 | sum $:=$ sum + coef $*$ in; |
| 91 | 14 | 11 | out <- sum; |
| 2 | 2 | 2 | end |
|  |  |  | end. |
| 906 | 59 | 33 | Total loop time |

Figure 8.17. Execution times in $\boldsymbol{\mu}$ s for fast filter programs.

### 8.2.2.4. Fast Assembly Language Filter Program - f3

Program f3 overcomes the shortcomings of $f 2$ by using 16 -bit input data and keeping a 24 -bit sum. Also, the input cell is decoupled from the rest of the cells thus allowing input to arrive at any time following a constant delay after the previous input. Figure 8.18 gives the switch settings for f3, and Figure B. 8 lists the program. The switch settings differ from f 2 in that the data flow between the output cell $(4,2)$ and the input cell $(2,2)$ is reversed. In program $f 2$ cell $(4,2)$ would signal the input cell $(2,2)$ when a value arrived from cell $(4,1)$. This signal indicated to the input cell that the most recently input data value had produced a result at the end of the pipeline and it was time to start another value. Since program f3 runs asynchronously, the input cell must notify cell $(4,2)$ that new data has arrived, so cell $(4,2)$ can synchronize with the other cells receiving input data.

When an input is produced, the data goes to cells $(1,1)$ and (2,1). Also, cells $(1,2)$ and $(4,2)$ get the data but do not use it. Instead, the input signals them to output data, so that soon after filter cells $(1,1)$ and $(2,1)$ get data in their east ports from cell $(2,2)$, filter cells $(3,1)$ and $(4,1)$ will get data from $(4,2)$.

The filter cells in this program are not synchronized. Instead, each waits for an input and start processing immediately after the input is received. Although the filter cells wait for the first byte of input data, the second byte is assumed to be no later than $24 \mu$ s behind. Therefore, there is no check made on the input queue before reading the second byte.

In f2, the input cell waited for filter cell $(4,1)$ to produce an output before producing another input. In f3, the input cell uses the builtin timer and produces input data at the rate of one sample ( 2 bytes) every $100 \mu \mathrm{~s}$. This is done to show that arrival time of the input data is not tied to the rest of the algorithm.

The 8-bit filter coefficients are treated as if the decimal point is to the left of the most significant bit. This assumes that the filter coefficients are less then one. If they are not all less than one, instructions can be added to shift the data left or right the number of bits needed to produce an output with the decimal in the same position as the input data. This can be done on a cell by cell basis so that a large coefficient in one cell will not affect the precision in


Figure 8.18. Switch setting for fast filter program (f3) for $p=1$ and $q=2$.
another cell. The addition of the shift instructions will add one $\mu$ s per bit shifted to the execution times.

When the decimal is to the right of the MSB, the values of the coefficient can range from $1 / 256=.0039$ to $255 / 256=.996$. The sum is 24 bits with 16 bits left of the decimal.

Figure 8.17 summarizes the equivalent execution times of f 3 for each step of f1. The total time for one loop is $63 \mu \mathrm{~s}$, or a sample rate of 15.8 KHz . (If the data arrives at a slower rate the sample rate will be dictated by the arrival rate of the input data.) This is adequate for most speech recognition applications.

### 8.2.3. Summary

Two digital filtering algorithms were simulated using an 8051 8-bit microprocessor running at 12 MHz . Inter-cell communication was through an 8 -bit wide pipeline between cells, with the maximum throughput of one byte every $12 \mu \mathrm{~s}$.

The first algorithm was based on the pipelined VLSI array algorithm in Section 6.1.1. It used local pipeline communication and no broadcasts. It produced one output sample for every two loops. A simulation written in $x x$ showed that a loop takes $1,008 \mu$ s giving a sample rate of less than 500 Hz .

The second algorithm was based on the pipelined/broadcast VLSI array algorithm in Section 6.1.2. It used the same local communication as the first algorithm, but it also used broadcasts. It was simulated by three programs, two written in assembly language and one in written $x x$. Table 8.2 presents a summary of the simulations.

Program f 3 shows that a VLSI processor array using cells with the power of a current 8 -bit microprocessor, can filter 16 -bit speech data in real time at a sampling rate of up to 15.8 KHz . The number of coefficients in the filter does not affect the sampling rate. If more coefficients are needed, more cells can be added to the array. The only limitation may be the fan out of a broadcast. The Poker emulator can broadcast from one port to up to four other ports. So if it is necessary to broadcast to more than four ports, extra cells will have to be added as "line drivers" (see the next section). The extra cells will require

Table 8.2 Summary of simulation of digitial filtering algorithms in Poker.

| Name | Language | Input Data <br> Size | Loop <br> Time | Maximum Sampling <br> Rate |
| :---: | :---: | :---: | :---: | :---: |
| f1 | $\mathbf{x x}$ | 32 bit | $906 \mu \mathrm{~s}$ | 1.1 KHz |
| f 2 | 8051 | 8 bit | $33 \mu \mathrm{~s}$ | 30 KHz |
| f 3 | 8051 | 16 bit | $63 \mu \mathrm{~s}$ | 15.8 KHz |

more time for the data to move through, therefore the maximum sampling rate will be decreased.

In f2, $7 \mu \mathrm{~s}$ are wasted (nops) waiting for the switch to poll the output latch, while $\{3$ uses $15 \mu$ s out of $63 \mu$ s for nops. If the output used a queue like the input does, thus eliminating the $12 \mu$ s delay between writes to the output port, the nops could be removed from $\mathbf{f} 2$ and $\mathbf{f 3}$. Without nops, f 2 can process at $33-7=26 \mu$ s per loop for a 38 KHz sampling rate, while f 3 would run at $63-15=48 \mu$ s or 20.8 KHz . A sampling rate of 15.8 KHz (f2 with nops) should be sufficient for most speech applications. If processing of high quality speech requires a 20 KHz rate, this can be achieved with this modification to program $\mathbf{f} 3$.

These filtering algorithms map well onto the CHiP architecture. The "pipeline only" algorithm can be implemented on both the Poker emulator and Pringle. The pipeline/broadcast algorithm will run only on the Poker emulator. The Pringle hardware can not broadcast data, while the Poker emulator will allow one port to broadcast to up to four ports. The ability to broadcast is important since it allows the algorithm presented in Section 8.2 .2 to be used. This algorithm has a throughput two times faster than the "no broadcast" algorithm in Section 8.2.1.

The filtering algorithms require a fast interconnection network because the data is transferred between cells at the same speed as the sampling rate. The Poker system transfers one byte every $12 \mu \mathrm{~s}$, or one 16-bit word every $24 \mu \mathrm{~s}$ for a throughput of $1 / 24 \mu \mathrm{~s}=41 \mathrm{KHz}$. This rate is sufficient for high quality speech processing if the processor does not have to manage the I/O buffers. The $1 / O$ buffer management could be handled by having an output queue (instead of a latch) between the processor and the interconnection network. Also, separate input queues for each port could be used. If such queues are used, the programmer would not have to wait after writing data to the interconnection network to be sure it had been sent. A more general approach would be to have a separate $1 / O$ processor which would manage the $1 / O$ queue(s) so the main processor could be used mainly for executing programs.

Since most input speech data is 11 to 12 bits, and most computations use 16 bits, each cell should have a 16 -bit processor. The internal RAM of the 8051 has the same access time as its registers, making the internal RAM act
like 6416 -bit fast general purpose registers. Storage based on a few fast registers is characteristic of the systolic array and is a desirable feature.

Since programming a large project in assembly language is tedious at best, the VLSI processor array must be able to execute programs written in a high level language in real time. The high level language should allow the programmer to select the precision and type (integer, floating point, etc.) of data for each variable. Therefore if only 16 bits are needed, only 16 bits will be used. If the processor which is used is like the 8051 in that it has fast internal RAM, the high level language should allow the programmer to select where the variables are stored.

The Poker system is able to implement the filtering algorithms. The second algorithm can process high quality speech in real time, if the program is carefully written in assembly language.

### 8.3. Simulation of the Autocorrelation Algorithms

Autocorrelation plays an important role in many isolated word recognition systems. It is used to find the short term autocorrelation coefficients which are then used to find the LPC coefficients. Autocorrelation, as used here, is defined as:

$$
R(i)=\sum_{k=0}^{M-i-1} x(k) x(k+i) \quad 0 \leq i \leq p
$$

where $R(i)$ are the autocorrelation coefficients and $x(m)$ is the input signal. For speech processing the frame length, $M$, ranges from 100 to 300 samples, while $p$ is between 8 and 16 [Myer80].

For these programs, $M=100$ and $p=4$. The value $p=4$ is chosen so the arrays of cells will fit conveniently in a four by four grid of cells. Changing $p$ to the more common value of 9 will not change the throughput; however, it will change the number of cells needed.

The number of bits used for each input sample ranges from 8 for telephone quality speech to 12 for high quality speech. The number of bits for the sum can range from 16 bits to 32 bits. If all the samples in one frame of speech use 12 significant bits (i.e., the most significant bit is set), the square of each sample (used in finding $R(0)$ ) will use 24 bits. The sum of 100.24 bit values will use at most 32 bits, therefore 32 bits is sufficient for computing the sum values. It is possible that long frame sizes can result in a sum that uses more than a 32 bits, but this will happen only when most of the input samples use 12 significant bits. If most samples use all 12 bits, the signal must have a large DC bias which can be subtracted off before processing.

### 8.3.1. Poker Simulation of the Autocorrelation Algorithm

This section discusses the results of simulating the computation of autocorrelation coefficients on a VLSI processor array using five different programs (al-a5) on the Poker system. The first two programs are written in the $x x$ programming language. Program al uses 32 bit floating point numbers, while a2 uses 32 bit integers. Both use the APU for processing.

Programs a3-a5 are written in 8051 assembly language. Programs a3 and a5 use 16 -bit integer input samples and produce 32 -bit integer sums. Program a4 takes 8 -bit inputs and produces a 16- bit sum. None of these programs uses the APU.

As with filtering, reducing the precision of the calculations and switching to assembly language results in a greater than tenfold increase in throughput. Although the fastest programs (a3 and a4) can process inputs as fast as 12 KHz and $45 \mathrm{KHz}^{*}$, respectively, like f2 they must be synchronized with the cell producing the input. On the other hand, program a5 processes data at a slower rate (less than 11 KHz ), but can run completely asynchronously with respect to the input cell.

### 8.3.2. High-level Language Programs - a1 and a2

Figures 8.19, 8.20 and 8.21 show the switch settings, code names, port names, and $x x$ listings for program a1. Program a 2 is not listed since it is identical to al except all real declarations are changed int declarations. Programs a1 and a2 are based on the algorithm in Section 5.1:1. Although the assembly language programs have slightly different settings for the input cells, the autocorrelation cells are connected in the same way. The algorithm works as follows:

1) The input cell $(2,1)$ writes sample $x$ to its output port. This value is broadcast to the west input ports on the autocorrelation cells $(1,2),(2,2),(3,2)$, and $(4,2)$.
2) The Poker switch emulator cannot broadcast to more than four ports. Cell $(1,2)$ uses two input ports, so cell $(2,1)$ must broadcast to five ports.

[^13]

Figure 8.19 Switch setting for autocorrelation programs (a1) and (a2) for VLSI processor array.


Figure 8.20. Port names for autocorrelation programs (a1) and (a2) for VLSI processor array.

Dec 13 09:02 1983 auto.x Page 1

```
/*
    Program Name: auto (a1)
    Algorithm: Figure 6.2
    Machine: VLSI processor array, simulated by Poker.
    Function: Find autocorrelation coefficients R(i)
        given input signal }x(m)\mathrm{ , using
    R(i)= = \sum = k=0
    Precision: Input: 32-bit floating point
        Output:32-bit floating point
    Number of PEs: p, the number of coefficients computed.
    Parameters: p, the number of coefficients computed.
    Input: Arrives at the north port of cell (1,3).
    Output: Departs from east port of merge cell.
    Loop Time: }\quad90\mu\mathrm{ s to process one input sample.
    Max Sample Rate: 11 KHz
    */
    /*
    *
    code auto;
    trace sum,left,top;
    ports in1,in2,out,results;
    begin
        sint i,samples; \quad /* Samples per frame */
        real top,left,sum; /* These are type int for (a2) */
        real in1,in2,out,results; /* These are type int for (a2) */
            i := 0;
            sum:=0;
            samples:= 10;
            out <- sum;
                                /* Send a zero out to initialize the pipeline */
                    while true do
```

Figure 8.21. $x x$ listing for autocorrelation programs (a1) and (a2) for VLSI processor array.
begin
$\mathrm{i}=\mathrm{i}+1$;
top $<-$ in 1 ;
left<-in2;
if $\mathrm{i}<$ samples then $\quad / *$ Has one frame been processed? $* /$
begin . /*No */
out <- top; /* Send sample from top to cell below */
sum $:=$ sum + top * left;/* Find sum */
end
else begin
sum $:=$ sum + top $*$ left; $\quad / *$ Last sample in frame $* /$
results <- sum; /* send out results */
sum :=0;
out $<$ - sum; $\mathrm{i}:=0$;
end
end
end.

Figure 8.21 (Continued)

Dec 13 09:02 1983 input.x Page 1


Dec 13 09:02 1983 merge4.x Page 1

```
1
2
3
4
5
ports
8 begin
10
11
12
13
```

/*

```
/*
This routine will merge four data streams into one by
This routine will merge four data streams into one by
alternating data starting the the top input.
alternating data starting the the top input.
    */
    */
    code
    code
    trace
    trace
merge4;
merge4;
tmp;
tmp;
one,two,three,four,out;
one,two,three,four,out;
real tmp; /* These are type int in (a2) */
real tmp; /* These are type int in (a2) */
real one,two,three,four,out;
real one,two,three,four,out;
while true do
while true do
begin
begin
tmp <- one;
tmp <- one;
out <- tmp;
out <- tmp;
tmp <- two;
tmp <- two;
out <- tmp;
out <- tmp;
tmp <- three;
tmp <- three;
out <- tmp;
out <- tmp;
tmp <- four;
tmp <- four;
out <- tmp;
out <- tmp;
end;
```

end;

```

Figure 8.21 (Continued)

\section*{22 \\ end.}

Dec 13 09:02 1983 output.x Page 1


Dec 13 09:02 1983 pipe.x Page 1
\begin{tabular}{|c|c|c|c|}
\hline 1 & \multirow[t]{7}{*}{/*} & & \\
\hline 2 & & \multicolumn{2}{|l|}{This routine is like a hardware line driver. The switch} \\
\hline 3 & & \multicolumn{2}{|l|}{emulator can not broadcast to more than 4 ports at a} \\
\hline 4 & & \multicolumn{2}{|l|}{time, so this pipe is used to increase the number of ports} \\
\hline 5 & & \multicolumn{2}{|l|}{a given cell can send data to at one time.} \\
\hline 6 & & \multicolumn{2}{|l|}{Pipe simply reads data from its input port (in) and} \\
\hline 7 & & \multicolumn{2}{|l|}{writes it (unaltered) to its output port (out).} \\
\hline 8 & \multicolumn{3}{|l|}{*/ \({ }^{\text {a }}\)} \\
\hline 9 & & & \\
\hline 10 & code & \multicolumn{2}{|l|}{pipe;} \\
\hline 11 & trace & \multicolumn{2}{|l|}{tmp;} \\
\hline 12 & ports & \multicolumn{2}{|l|}{in, out;} \\
\hline 13 & \multicolumn{3}{|l|}{begin :} \\
\hline 14 & & \multirow[t]{2}{*}{real in,out,tmp;} & \multirow[t]{2}{*}{/* These are type int in ( a 2\()\)} \\
\hline 15 & & & \\
\hline 16 & & \multicolumn{2}{|l|}{while true do} \\
\hline 17 & & \multicolumn{2}{|l|}{begin} \\
\hline 18 & & \multicolumn{2}{|l|}{tmp <-in;} \\
\hline 19 & & \multicolumn{2}{|l|}{out \(<-\mathrm{tmp}\);} \\
\hline 20 & & \multicolumn{2}{|l|}{end} \\
\hline 21 & end. & & \\
\hline
\end{tabular}

Figure 8.21 (Continued)

The pipe cell at \((3,1)\) is used as a "line driver" so the ports on cells \((3,2)\) and \((4,2)\) will appear as one port to the input cell \((2,1)\). If the problem size is increased to 8 coefficients, the input will have to be broadcast to 9 ports and another line driver will have to be added. Adding more line drivers will increase the execution time of the program since each line driver has a delay between the arrival time of the data and the time the data is broadcast to the output ports.
3) Cell \((1,2)\) receives sample \(x\) at both of its input ports (in1,in2). It writes the values from the north port (in1) to the south port (out). It then multiplies the two input values together and adds it to the running sum. This cell is computing
\[
R(0)=\sum_{k=0}^{M-1} x(k) x(k)
\]
4) When cell \((2,2)\) receives the values \(x\) from cell \((1,2)\) it also gets the next value \((x+1)\) from the input cell \((2,1)\). It does the same operations (multiplication and addition) as cell \((1,2)\) to compute:
\[
R(1)=\sum_{k=0}^{M-2} x(k) x(k+1)
\]

Cell ( 1,2 ) has provided the one sample delay so that although both cells are performing the same operations, they are computing different autocorrelation coefficients. The same operations are done for the other autocorrelation cells \((3,2)\) and \((4,2)\), with cell \((3,2)\) computing the autocorrelation coefficient with a delay of two and cell (4,2) computing the coefficient with a delay of three.
5) When cell \((4,2)\) writes to its south port, the data is sent to the input cell (2,1). The arrival of the data tells the input cell to write out another value. The value that just arrived has no effect on the value written out. It just synchronizes the input cell to the autocorrelation cells.
6) If fewer than \(M\) samples have been processed, go back to step 1), otherwise write sum to the east port (results) set sum to zero, and go to 1 ).
7) The merge cell ( 3,3 ) collects the autocorrelation coefficients and combines them in one stream for processing by the \(l p c\) cell which is discussed in a later section.

\subsection*{8.3.3. Execution Times - a1 and a2}

Figure 8.22 shows the execution times in \(\mu \mathrm{s}\) for each of the statements in the \(x x\) program. Two things to note about these times are:
1) Short integers (sint) are only eight bits long and are handled entirely by the 8051. Variables of type real and int are 32 bits long and are handled by the APU. This is why \(i:=0\) takes \(5 \mu \mathrm{~s}\), whereas sum: \(=0\) take \(178 \mu \mathrm{~s}\).
2) As discussed in Section 8.1.2.3, each cell has one hardware input queue for all the input ports. When data from an input port arrives, the data and a tag indicating the port are written into the queue. When the instruction top <-in2 is executed, the program first checks to see how much data is in the top port buffer. If there are less than four bytes, the input queue is read until four bytes from the top port are found (this includes the data already in the top buffer). Any data read from the queue which is not for the top port is stored in the appropriate port buffer. The same process is followed when executing left <-in2. While auto is waiting for data from the north port (in1) it may also read data from all the other input ports. Therefore top<-in2 must wait \(419 \mu\) for the data to arrive, while left <-in2 requires only \(93 \mu\) s since most of the data has already been read in and buffered.
A loop in this algorithm consists of the operations needed to input, process, and output one sample of speech. For this program, one loop takes \(961 \mu \mathrm{~s}\). After every \(M\) loops the computation of the autocorrelation coefficients is completed, and the result is written to an output port. If a result is output during the loop, the time increases to \(1,223 \mu \mathrm{~s}\). The execution time of the last loop is longer than the rest of the loops since the result must be written to an output port, and certain variables must be reinitialized. This gives a sampling rate of about 1 KHz which is too slow for speech analysis.

Figure 8.23 is the same algorithm using 32 -bit integers for computations instead of real numbers. Here the total time for a loop is \(887 \mu \mathrm{~s}\) and \(1,010 \mu \mathrm{~s}\) if a result is produced. This is still not fast enough for speech processing.

Table 8.3 shows the the most time-consuming steps in the \(x x\) routines. Using data of type integer is adequate for speech data processing. Program (a2) can process one sample every \(887 \mu \mathrm{~s}\), which is a sampling rate of 1.1 KHz . This is not fast enough for real-time processing. As with filtering, \(x x\) in its

Count Min Ave Max


Figure 8.22. Execution times in \(\mu\) s for autocorrelation program al using real numbers.

Count Min Ave Max


Figure 8.23. Execution times in \(\mu\) s for autocorrelation program a2 using integers.

Table 8.3 Execution times for autocorrelation programs al and a2.
\begin{tabular}{|c|rr|rr|}
\hline Program & \multicolumn{2}{|c|}{ a1 } & \multicolumn{2}{|c|}{ a2 } \\
\hline Data Type & int & int & real & real \\
Input & \(512 \mu \mathrm{~s}\) & \(53 \%\) & \(512 \mu \mathrm{~s}\) & \(58 \%\) \\
Finding Sum & \(318 \mu \mathrm{~s}\) & \(33 \%\) & \(244 \mu \mathrm{~s}\) & \(28 \%\) \\
Output & \(93 \mu \mathrm{~s}\) & \(9 \%\) & \(93 \mu \mathrm{~s}\) & \(10 \%\) \\
Total (no result) & \(961 \mu \mathrm{~s}\) & \(100 \%\) & \(887 \mu \mathrm{~s}\) & \(100 \%\) \\
Total (with result) & \(1,223 \mu \mathrm{~s}\) & \(100 \%\) & \(1,010 \mu \mathrm{~s}\) & \(100 \%\) \\
\hline
\end{tabular}
current state cannot produce code that executes fast enough for real-time processing. The following section presents assembly language implementations of the algorithm to compute autocorrelation coefficients.

\subsection*{8.3.4. Assembly Language Programs - a3 and a4}

Autocorrelation of a speech signal does not require 32 -bit input data, as used above, for most applications. Instead 8 or 16 -bit input data is enough. Using fewer bits reduces the \(I / O\) time since less data is sent through the switch lattice, and reduces the execution time since the 8051 can do 16 -bit arithmetic without sending data to the APU.

Three 8051 assembly language programs were written to compute autocorrelation coefficients. Two (a3 and a5) use 16 -bit input samples and a 32 -bit sum, while the other ( a 4 ) uses 8 -bit inputs and a 16 -bit sum. Figures B. 9 and B. 10 are listings of the first two programs. Figure 8.24 shows the switch setting. They perform the same calculations as the \(x x\) programs but with less precision. All calculations are done by the 8051 ; the APU is never used. All inter-cell communication is done blindly, i.e., when receiving data, no check is made to see from which port it came. There is no risk of data arriving at a cell's input queue in the wrong order if
1) all the cells are synchronized (i.e., the main loop requires the same amount of time in each cell) and
2) there is no input from cells which are not synchronized.

Unfortunately debugging synchronized code is tedious because the code in unrelated cells must be carefully timed to take the same amount of time. Data must arrive from the outside world which is not synchronized to Poker, so 2) is an unrealistic constraint. This will be addressed in Section 8.3.6.

Figure 8.25 is a summary of the equivalent execution times for the assembly routine as compared to the integer version of the \(x x\) routines. Table 8.4 summarizes the total time between input samples for each of the algorithms. Switching to assembly language has produced about a tenfold increase in speed. This increase comes from a combination of:
1) Reducing the input data size from 32 bits to 8 or 16 bits. This allows the 8051 to perform the arithmetic rather than sending it to the APU, which


Figure 8.24. Switch settings for assembly language autocorrelation routines.


Figure 8.25. Execution times in \(\boldsymbol{\mu}\) s for autocorrelation program using 8, 16, and 32-bit inputs.

Table 8.4 Summary of execution times for autocorrelation programs.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Program & Language & Data Size and Type & Communi-
cation & Time for One Loop & Time for Last Loop & Time for 100 Samples & Sample Rate \\
\hline al & xX & 32-bit real & async & \(>961 \mu \mathrm{~s}\) & \(>1,233 \mu \mathrm{~s}\) & \(>96,372 \mu\) s & \(<1,037 \mathrm{~Hz}\) \\
\hline a2 & xx & 32-bit int & async & \(>887 \mu \mathrm{~s}\) & \(>1,010 \mu \mathrm{~s}\) & >88,823 \(\mu \mathrm{s}\) & \(<1,125 \mathrm{~Hz}\) \\
\hline a3 & 8051 & 16-bit int & sync & \(82 \mu \mathrm{~s}\) & \(116 \mu \mathrm{~s}\) & 8,234 \(\mu \mathrm{s}\) & \(12,144 \mathrm{~Hz}\) \\
\hline 24 & 8051 & 8 -bit int & sync & \(26 \mu \mathrm{~s}\) & \(47 \mu \mathrm{~s}\) & 2,621 \(\mu \mathrm{s}\) & \(38,153 \mathrm{~Hz}\) \\
\hline a5 & 8051 & 16-bit int & async & \(>90 \mu \mathrm{~s}\) & \(>123 \mu \mathrm{~s}\) & \(>9,033 \mu \mathrm{~s}\) & \(<11,071 \mathrm{~Hz}\) \\
\hline
\end{tabular}
is time consuming. Also, the smaller data size requires less time to move through the network.
2) Storing all variables in internal RAM. \(x x\) stores all variables in external RAM, which requires more time to access.
3) Overlapping data transfers with computation. Therefore, when waiting for the LSB to be read from the output latch, the MSBs are being computed.
Steps 1) and 2) could be implemented by a compiler, thus possible making real-time processing possible without using assembly language.

The seventh column of Table 8.4 shows the time required to process one 100 -sample frame of speech. Using 16-bit samples, a sample rate of 10 KHz is easily obtained. This is fast enough for telephone quality speech, but not for high quality speech. Dropping to 8 -bit inputs allows a sample rate of about 38 KHz which is fast enough for most speech applications, but is not enough precision for high quality speech. These rates present one problem: it is possible to sample at a high rate ( 38 KHz ), or with high precision ( 16 -bit inputs), but not both. These rates assume there is some buffering of input data during the longer last loop so no data is lost.

\subsection*{8.3.5. Potential Problems - a3 and a4}

The assembly routines assume the input value will enter at a given time. There is an \(8 \mu\) s window in the 8 -bit version during which the input data must arrive. The 16 -bit version has a \(21 \mu\) s window. If the data arrives outside this window, data will be lost.

Because of this narrow window, a pipe cell cannot be used to broadcast the input data since it introduces delays in the arrival times. Instead, two identical input cells are used along with broadcasting, as the switch setting in Figure 8.24 shows. The pipe \((1,1)\) here is used so the data arriving at cell \((1,2)\) will arrive in the proper order.

This "patch job" of duplicating the input cell is sufficient for demonstrating the system works, but is not practical for processing real data. The Pringle hardware cannot broadcast, therefore one input cell would be needed for each autocorrelation cell. The following section presents a method to overcome this problem.

\subsection*{8.3.6. Asynchronous Computing - a5}

The last assembly language program (a5) allows the auto cells to run asynchronously with respect to the input cell. Figure 8.26 is the switch setting and code names for the autocorrelation program listed in Figure B.11. Figure 8.25 and Table 8.4 summarizes the results. Asynchronous execution is achieved as follows: In the synchronous programs, the order of execution is:
1) Read input from external world.
2) Read input from cell above.
3) Compute sum while next external input arrives.
4) Write data to cell below.

Step 3 overlaps the computations with data input. This program is synchronous since the data must arrive during the computation.

To run asynchronously the order of execution is changed to:
1) Read input from cell above.
2) Wait for input from external world.
3) Write data to cell below.
4) Compute sum while input from cell above arrives.

There is still overlap of computation with input, but the input is from another cell, not the external world. This new program adds only the slight overhead of checking for the arrival of the external inqut.

The only assumption made is that the external input arrives at all cells at the same time. This is a valid assumption if the hardware can perform a broadcast. Systolic arrays cannot broadcast data, so program a5 uses a tree like configuration of cells to distribute the input data as a broadcast would. This method, however, does not deliver the data to all the cells at the same time. Figure 8.27 shows two columns of cells. The cells in column one form a broadcast tree while the cells in column two are cells receiving the broadcast data. The number in each box is the arrival time of the data assuming it starts in cell \((5,1)\) at time \(t=1\) and that a write to a port takes one time unit. These arrival times also assume a cell can send data to both output ports with


Figure 8.26. Switch setting for autocorrelation program a5.


Figure 8.27 Time delays in using tree to broadcast. One port can send data to two ports with one write instruction.
one write instruction. This means that the data will arrive at all the cells in column two at the same time.

Figure 8.28 on the other hand, assumes the program can write to only one port at a time. The data arrives at cell \((5,1)\) at time \(t=1\). Cell \((5,1)\) first writes to its south west port at time \(t=2\), then to its northwest port at time \(t=3\). Figure 8.28 shows that the southwest port of cell \((5,1)\) goes to cell \((7,2)\), and the northwest port of cell \((5,1)\) goes to cell \((3,1)\). Cell \((7,1)\) gets the data from cell \((5,1)\) at time \(t=2\) and first sends it to its south port, then its north port. Cell \((3,2)\) receives and sends its data one time unit later. Cells \((2,1),(4,1),(6,1)\), and \((8,1)\) all perform the same operations, only at different times as shown by the Figure 8.28 When using this scheme to broadcast to 8 cells, there is only a one unit delay between adjacent cells. There can be timing problems with such a broadcast tree. In the assembly language algorithm, column two acts as the pipeline in Figure 8.26. Each cell receives two data items; one broadcast item, and one data item being passed through the pipeline. Therefore each cell in column two receives data from two ports. The first port comes from the broadcast tree and is called the broadcast data. The second port comes from the cell above and is called the pipeline data. A cell writes pipeline data to the cell below it after receiving both broadcast data and pipeline data. Although this is how the autocorrelation algorithm functions, this problem can be generalized to any algorithm that fits the above description. Checking the input queue tag and buffering the input data is a time consuming task, so the program is structured so that the data will arrive in the queue in a known order. Since the input queue direction tag is not checked, one of the two assumption must be made:
1) Data comes from the broadcast port first.
2) Data comes from the pipeline port first.

The following shows that either of the above assumptions can result in data arriving in the wrong order.

Assume 1) and consider cell (4,2). Broadeast data arrives at time \(t=5\); suppose pipeline data arrives at time \(t=5.4^{*}\) and the pipeline data is written at

\footnotetext{
*Since the processor can execute instructions faster than the data travels between cells, it is possible for data to be written into the network at a non-integer number of network units from the time the first data was written into the network.
}


Figure 8.28 Time delays in using tree to broadcast. One port can send data to only one port with one write instruction.
time \(t=5.8\). Cell \((5,2)\) assumes the broadcast data will arrive first at \(t=6\), but cell \((4,2)\) sent its pipeline data to cell \((5,2)\) before cell \((6,1)\) sent the broadcast data. This is a problem.

Now assume 2), that the pipeline data comes first. Cell \((3,2)\) receives pipeline data from the cell above it and at time \(t=6\) receives its broadcast data Suppose at time \(t=6.4\) cell \((3,2)\) sends its pipeline data to cell \((4,2)\). Cell \((4,2)\) expects the pipeline data first, but at time \(t=5\) the broadcast data arrives. Again a problem.

There is one receiving cell, call it \(A\), whose data is always written first as it travels through the broadcast tree. In Figure 8.28, this is cell \((8,2)\). There is one cell, call it \(B\), whose data is always written last as it travels through the tree, this is cell \((1,2)\) in Figure 8.28. As the number of cells receiving the data increases, the number of levels in the broadcast tree must be increased. Each additional level of the tree adds on network delay for data arriving at cell A, and two network delays for data arriving at cell B. Therefore, the difference in arrival times increases as the number of cells receiving the broadcast data increases.

Five possible solutions to this problem are:
1) Lower the input rate so all the broadcast data will have propagated through the tree before any pipeline data arrives.
2) Build delays into the broadcast network to be sure the data arrives at all processing cells at about the same time.
3) Use separate input queues for each port.
4) Allow a port to broadcast to two ports.
5) Allow a port to broadcast to any number of ports.

From the programmer's point of view, solution five is the best solution in that not being able to broadcast data is an architectural limitation. The solution to such a limitation is a different architecture. Using a general broadcast frees up the cells in the broadcast tree so they can perform some other task. Solution five is the most expensive solution in that it requires a hardware change.

Solution four is a less expensive solution than five since it may require fewer hardware modifications. The tree broadcast can be used, as shown in Figure 8.27, to broadcast data so that it arrives at the same time at the
destination cells, assuming the cells in the tree can broadcast to two other cells with one write instruction. Solution three would require the least expensive hardware modifications. Having separate input queues for each input port would eliminate the arrival order problem.

Solution one is used here since spacing the input samples \(150 \mu\) s apart is slow enough for all cells to complete computing before the next sample arrives. This does decrease the throughput, but \(150 \mu\) s between samples is fast enough for telephone quality speech. It is not, however, fast enough for high quality speech.

\subsection*{8.3.7. Summary}

Table 8.4 summarizes the results of the five programs for autocorrelation discussed in this section. As with the filtering algorithms, the programs written in \(x x\) cannot process data fast enough for real-time speech processing. The three programs written in assembly language show that the 8-bit 8051 microprocessor can process at real-time speeds with throughput ranging from 12 to 38 KHz . Although computing more coefficients may increase the delay time between input and output (because it requires a larger broadcast tree), it does not change the throughput, but only the delay time between the arrival of the last sample and the output of the results. If more coefficients must be computed, more cells can be added to the array.

Program a5 showed that a broadcast can be done with a tree-like structure of cells. The problem with this type of broadcast is the variation in arrival times at the destination cells. This problem could be overcome by allowing a general broadcast to many ports, or simply by allowing a broadcast from one port to two ports. This simple broadcast would allow the tree structure to broadcast data to many cells without the variation in arrival times.

The simplest hardware change that would allow the programs for execute faster would be to have separate input queues for each port. This would allow a5 to process data at 10 KHz instead of 6.67 KHz .

\subsection*{8.4. Simulation of Parallel Linear Prediction Algorithms}

Both speech synthesis and recognition frequently use linear predictive coding (LPC). The LPC coefficients model the vocal tract as an all pole filter, while the error signal from the analysis represents the excitation of the vocal chords. A speech recognition system divides the the speech signal into 10 to 20 ms frames and finds the LPC coefficients for each frame. Therefore, a realtime system must process one frame of 100 to 400 samples every 10 to 20 ms . Generally, 16 -bit signed fixed-point coefficients are used, but some applications can use as few as 10 bits [MaGr74].

The LPC coefficients are found using the autocorrelation method [ RaSc 78 ]. The previous section showed that p cells can compute p autocorrelation coefficients. The output from each cell is merged into one cell. This section describes the LPC program that reads the autocorrelation coefficients from one input port and writes the LPC coefficients to the output port.

Although Siegel's method for computing LPC coefficients presented in Section 5.4.1 does achieve some speedup over the serial method, the method simulated here is entirely serial. A single 8051 with an attached APU is able to compute the coefficients in real time. Figure 8.29 lists the \(x x\) program used. It is a direct implementation of Durbin's recursive solution as discussed in Section 4.4. The execution times, in \(\mu \mathrm{s}\), for computing 8 LPC coefficients are listed to the left of each statement. Rable 8.5 shows the total execution times for various numbers of coefficients. The time to compute 8 coefficients is 42 ms , which is two to four times longer than the desired 10 to 20 ms . Three possible solutions to this problem are: improve the \(x x\) compiler, use a faster APU, or use multiple cells. The following sections discuss each of these solutions.


Figure 8.29. Durbin's method for finding LPC coefficients from autocorrelation coefficients.


Figure 8.29 (Continued)

Table 8.5 Execution times for the LPC program in Figure 8.29.
\(\left.\begin{array}{|c|cccc|}\hline \begin{array}{c}\text { Number of } \\ \text { Coefficients }\end{array} & \begin{array}{c}\text { Input } \\ \text { Time }\end{array} & \begin{array}{c}\text { Computation } \\ \text { Time }\end{array} & \begin{array}{c}\text { Output } \\ \text { Time }\end{array} & \begin{array}{c}\text { Total } \\ \text { Time }\end{array} \\ \hline 4 & 2,810 \mu \mathrm{~s} & 10,246 \mu \mathrm{~s} & 712 \mu \mathrm{~s} & 13,768 \mu \mathrm{~s} \\ 7 & \therefore & 4,484 \mu \mathrm{~s} & 27,607 \mu \mathrm{~s} & 1,231 \mu \mathrm{~s}\end{array}\right) 33,322 \mu \mathrm{~s}\).

\subsection*{8.4.1. Improve the \(x x\) Compiler}

Since this method for computing LPC coefficients uses real numbers, the \(x x\) compiler uses the APU. The 8051 accesses the APU by pushing and popping data to and from the APU's stack. The APU is given an operation which it performs on the data on the stack and the result is left on the top of the stack. Pushing and popping data from the APU stack is a time consuming operation because the APU stack is memory mapped as external RAM. The \(x x\) compiler does not optimize the stack operation, so when:
\[
\begin{aligned}
\text { for } \mathrm{j} & :=1 \text { to } \mathrm{i}-1 \text { do } \\
\mathrm{k} & :=\mathrm{k}+\operatorname{aold}[\mathrm{i}] * \mathrm{R}[\mathrm{i}-\mathrm{j}]
\end{aligned}
\]
is executed the 8051 uses the following stack operations (assuming \(i=3\) ):
\begin{tabular}{|c|c|c|}
\hline 1 & push & k \\
\hline 2 & push & aold[i] \\
\hline 3 & push & R \([1-\mathrm{j}]\) \\
\hline 4 & * & (multiply top two elements and \\
\hline & & leave the results on top of the stack.) \\
\hline 5 & + & (add top two elements and \\
\hline & & leave the results on top of the stack.) \\
\hline 6 & pop & k \\
\hline 7 & push & k \\
\hline 8 & push & aold[1] \\
\hline 9 & push & \(\mathrm{R}(\mathrm{i}-\mathrm{j}]\) \\
\hline 10 & * & \\
\hline 11 & + & \\
\hline 12 & pop & k \\
\hline
\end{tabular}

Lines 6 and 7 show an extra push/pop operation which is not needed. A simple improvement to the \(x x\) compiler would be to allow one variable to be declared as an "APU stack variable" and the compiler would know to leave it on the stack. This could save many unneeded pushes and pops.

\subsection*{8.4.2. Use a Faster APU}

The Intel 8231 APU requires at most \(92 \mu \mathrm{~s}\) for a floating-point addition, \(93 \mu \mathrm{~s}\) for a subtraction, \(42 \mu \mathrm{~s}\) for a multiplication, and \(43 \mu \mathrm{~s}\) for a division. These times are too slow for speech processing. For example, the two most time consuming lines in the LPC program are:
A) \(\mathrm{k}:=\mathrm{k}+\operatorname{aold}[\mathrm{j}] * \mathrm{R}[\mathrm{i}-\mathrm{j}+1]\); and
B) \(\mathrm{a}[\mathrm{j}]:=\operatorname{aold}[\mathrm{j}]-\mathrm{k} * \operatorname{aold}[\mathrm{i}-\mathrm{j}]\);.

Line A uses \(387 \mu\) s per execution and is run 28 times when \(\mathrm{p}=8\). Line B uses \(434 \mu\) ser and is executed 28 times. If the execution times of lines A and B were reduced to only the time used by the APU, they would require \(134 \mu \mathrm{~s}\) and \(135 \mu\) s respectively. This is \(253 \mu \mathrm{~s}\) and \(299 \mu \mathrm{~s}\) less time for a total savings of \(28 * 253+28 * 299=15,456 \mu\) s for the entire program. The total execution time for the lpc program is \(41,686 \mu \mathrm{~s}\). Subtracting the time saved from the total time leaves \(26,230 \mu\) shich is still too slow for real time processing. Therefore, by ignoring the overhead of indexing into arrays and sending data to and from the APU on the two most time consuming statements, the program is still unable to run in real time. A solution to this problem would be to use a faster APU.

\subsection*{8.4.3. Use Multiple Cells}

Unlike Siegel's method where one LPC computation was divided among many cells, each cell could perform the LPC analysis on a different frame of speech. Figures \(8.30,8.31\), and 8.32 show the switch settings and code names, port names, and \(x x\) program listing, respectively, for the multiple cell LPC program. The program demux receives the input coefficients from the autocorrelation program (the autocorrelation program is replaced by the input program for testing purposes). demux sends the first 9 coefficients (one frame) to the lpc cell ( 1,2 ). The next 9 coefficients are sent to \(l p c\) cell \((2,2)\) and so on. After \(l p c\) cell \((2,4)\) receives its coefficients, the next 9 coefficients are sent to cell \((2,1)\). The mux cell collects the outputs from each lpe cell to form one data stream similar to the input stream into the demux cell.

Lach lpc cell receives one out of every four frames. If a frame's length is 10 ms , each cell will have 40 ms to compute its LPC coefficients before receiving another input frame. Table 8.5 shows that the \(l p c\) cell requires \(\simeq 42 \mathrm{~ms}-\) slightly longer than the 40 ms that is available. The extra 2 ms could be trimmed from the \(l p c\) program by optimizing the APU stack operations as discussed in the previous section. If a shorter frame length is used, more lpc cells can be used to increase the throughput.


Figure 8.30. Switch settings and port names for multiple LPC cell program.


Figure 8.31. Port names for multi-cell LPC program.


Figure 8.32. \(x x\) program listing for multi-cell LPC program.
```

```
code mux;
```

```
code mux;
trace .. tmp;
trace .. tmp;
ports in1, in2, in3, in4, out;
ports in1, in2, in3, in4, out;
    begin
    begin
real tmp;
real tmp;
real in1, in2, in3, in4, out;
real in1, in2, in3, in4, out;
sint ;
sint ;
This program combines the input from four lpe cells. It gets the first frame from port in 1 , the next from port in2, the next from port in3, and the next from port in4. Then it goes back to port inl and starts over.
    */
    */
    while true do
    while true do
                begin
                begin
                for i:= 0 to 8 do /* Get first frame from */
                for i:= 0 to 8 do /* Get first frame from */
                    begin /* lpc (1,2)
                    begin /* lpc (1,2)
                    tmp <- in 1;
                    tmp <- in 1;
                    out <- tmp;
                    out <- tmp;
                end;
                end;
                for i:= 0 to 8 do /* Get 2nd frame from */
                for i:= 0 to 8 do /* Get 2nd frame from */
                    begin
                    begin
                    tmp <- in2;
                    tmp <- in2;
                out <- tmp;
                out <- tmp;
                    end;
                    end;
                for i:= 0 to 8 do _/* Get third frame from*/
                for i:= 0 to 8 do _/* Get third frame from*/
                    begin
                    begin
                tmp <- in3;
                tmp <- in3;
                    out<- tmp;
                    out<- tmp;
                end;
                end;
                    for i:= 0 to 8 do _/* Get forth frame from*/
                    for i:= 0 to 8 do _/* Get forth frame from*/
                            begin
                            begin
                                    /* Ipc (4,2)
                                    /* Ipc (4,2)
                                    */
                                    */
                tmp<-in4;
                tmp<-in4;
                    /* lpc (2,2) */
                    /* lpc (2,2) */
                                    /* lpc (3,2)
```

                                    /* lpc (3,2)
    ```
```

    /*
    ```
    /*
            while t
            while t
                out <- tmp;
                out <- tmp;
                end;
                end;
                end
                end
                    end.
```

                    end.
    ```

1

Figure 8.32 (Continued)

Although this form of parallelism has the throughput needed for real-time processing, it introduces a constant delay, ie., it takes 42 ms to compute one frame of LPC coefficients even though a frame is computed every 10 ms . The result is the input to the cell which follows the mux cell will be delayed by about 30 ms ( 40 ms computation time minus the 10 ms frame length).

\subsection*{8.4.4. Summary}

This section has presented a serial program to compute LPC coefficients given the autocorrelation coefficients. It showed that 8 coefficients can be computed in 42 ms which is two to four times longer than the time needed for real-time processing. Three solutions where given to improve the execution time. The first was to improve the \(x x\) compiler to use an "APU stack variable." The compiler would leave this variable on the APU stack thus optimizing the stack operations. This solution will not decrease the execution time enough unless the second solution is used. The second was to use a faster APU since the Intel 8231 is too slow for speech processing. The last solution was to use multiple cells, each running a serial LPC program. A demux cell would assign alternate input frames to each LPC cell in a round robin fashion. A \(m u x\) cell would then collect the output from each of the LPC cells. This method has little overhead of parallelism since each cell is running a serial program.

The LPC program is the first speech processing program that uses the APU. Although the APU can perform fixed and floating point arithmetic, until now its use has been avoided. This is due to the overhead in communicating with it and its slow execution times. The APU stack is memory mapped into the 8051's external RAM address space. The 8051 accesses all external RAM through its single dptr register. Therefore, if a 32 -bit value stored in external RAM is to be pushed on the APU stack, the dptr must be set twice for each byte transferred (once to point to a byte in the variable and once to point to the APU stack), giving a total of 8 times. Setting the \(d p t r\) requires \(2 \mu \mathrm{~s}\), so 16 \(\mu \mathrm{s}\) are used just setting the \(d p t r\). This extra setting of the \(d p t r\) can be avoided if the APU stack is mapped into one of the 8051's built-in I/O ports. The dptr can point to the variable in external RAM, and the 8051 can access the APU
stack directly through the its built-in port. This simple modification to the hardware would decrease the time needed to use the APU.

\subsection*{8.5. Simulation of Linear Time Warping (LTW) Algorithms}

In a typical isolated word recognition system, linear time warping occurs after the endpoint detection and before the dynamic time warping. Its purpose is to take an utterance of variable length and stretch or shrink it, in the time domain, until it is a fixed length. Isolated utterances can range from 20 to 80 frames in length, where a frame consists of 8 LPC coefficients. Some systems will stretch or shrink the utterance to a 40 frame length. Only after detecting the utterance can the LTW program process the speech data. Since isolated words are about one third to one half seconds in duration, the LTW must be able to perform its operation in about 300 to 500 ms ,

The LTW algorithm presented in Section 6.3.2 is implemented on the Poker system and the next section presents 11 , the resulting program. A later section discusses a second LTW program, 12, which is a single processor algorithm. The data throughput needed by the LTW processor is slow ( 500 ms between utterances) compared to the other parts of the speech recognition system. A single cell may be able to perform the LTW task in real time.

\subsection*{8.5.1. Parallel LTW - 11}

Figures \(8.33,8.34\), and 8.35 , show the switch settings, port names, and \(x x\) program listing for ll, the parallel LTW program. The Il program uses one ttw cell per coefficient, therefore in the figure, the switch settings are for four coefficients per frame. The following describes how the program works and discusses the execution times for using 11 in a typical isolated word recognition system.

In the program, cell (3,1) outputs the input frames which go to the west port of ltw cell \((\mathbf{1 , 1})\). All the coefficients enter cell \((1,1)\) and it passes all but one to cells \((1,2),(1,3)\), and \((1,4)\). Each cell keeps one coefficient and passes the other coefficients on to the cells to the right. The algorithm works as follows.


Figure 8.33. Switch setting for multi-cell LTW program.


Figure 8.34. Port names for multi-cell LTW program..
1* \(\quad\)\begin{tabular}{l} 
Program Name: Itw \\
Algorithm:
\end{tabular}

Algorithm:
Machine:
Function:

Precision:
Number of PEs:
Parameters:
Input:
Output:
Loop Time:
Typical Time:
*/
```

code
trace
ports begin
ltw(number);
T, j, i, tmp;
in,out,passon;
bool inputting;

```
sint \(k\),
j, J, /* Number of frames in input utterance */
i, I; /* Number of frames in output utterance */
int number; \(\quad 1 *\) Number of coefs. given cell will get */
/* leftmost cell should have number \(=\) p, */
\(/ *\) the next will have \(p-1\), until the */
/* rightmost will have number \(=1 \quad\) */
real factor, /* ratio of J/I */

Figure 8.35. Code for multi-cell LTW program.

16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35

36
37
38
39
40
41
42
```

                                    R[80], /* Input utterance */
                                    s, /* scale */
                                    onems, /*1-s */
    tmp,
T1,T2, /* Patch Job $\quad * /$
T, /* Ouput utterance */
in, passon;
int out;
I := 2 ;
while true do
begin
j:=0;
inputting : = true;
while inputting do
begin
tmp <-in; $\quad / *$ get first input for yourself */
if tmp $>0$ then $\quad / *$ if -1 , it's the end
of the input */
begin
for $k:=2$ to number do
begin $\quad / *$ Send the rest to the other cells */
passon <- tmp;
tmp <-in;
end;
$j:=\mathbf{j}+1$;
$R[j]:=\mathrm{tmp} ;$
end
else begin
inputting : = false;
for $k:=2$ to number do
passon <- tmp;
end;
end; /* of inputting loop */
$\mathrm{J}:=\mathrm{j}$;
factor : $=(\mathrm{J}-1) /(\mathrm{I}-1)$;
for $i:=1$ to 1 do
begin
$\operatorname{tmp}:=(\mathrm{i}-1) *$ factor +1.0 ;
$j:=\operatorname{tmp} ;$
$\mathrm{s}:=64.0 *$ tmp - j ;
onems : $=64.0-\mathrm{s}$;
$\mathrm{T} 1:=$ onems * $\mathrm{R}[\mathrm{j}]$;
$\mathrm{T} 2:=\mathrm{s} * \mathrm{R} \mid \mathrm{j}+1]$;

```

Figure 8.35 (Continued)

Dec 20 11:48 1983 Itw.x Page 3


Figure 8.35 (Continued)

Dec 20 11:48 1983 input.x Page 1
\begin{tabular}{|c|c|c|c|c|}
\hline 1 & code & input; & & \\
\hline 2 & trace & next; & & \\
\hline 3 & ports & out,sync; & & \\
\hline 4 & & & & \\
\hline 5 & begin & & & \\
\hline 6 & & real next, & & \\
\hline 7 & & out, & & \\
\hline 8 & & sync, & & \\
\hline 9 & & tmp; & & \\
\hline 10 & & & & \\
\hline 11 & & next : \(=1.0\); & & \\
\hline 12 & & out <- next; & & \\
\hline 13 & & next \(:=\) next + 1.0; & & \\
\hline 14 & & out <- next; & & \\
\hline 15 & & next \(:=\) next +1.0 ; & & \\
\hline 16 & & out <- next; & , & \\
\hline 17 & & next \(:=\) next +1.0 ; & & \\
\hline 18 & & out <-next; & & \\
\hline 19 & & & & \\
\hline 20 & & next \(:=2.0\); & & \\
\hline 21 & & out <- next; & & \\
\hline 22 & & tmp <-sync; & /* Wait for data to flow through*/ & \\
\hline 23 & & next \(:=\) next +1.0 ; & /* before sending next group & */ \\
\hline 24 & & out <- next; & & \\
\hline 25 & & next \(:=\) next +1.0 ; & & \\
\hline 26 & & out <-next; & & \\
\hline 27 & & next \(:=\) next +1.0 ; & & \\
\hline 28 & & out <-next; & & \\
\hline 29 & & & & \\
\hline 30 & & next \(:=3.0\); & /* before sending next group & \\
\hline 31 & & out <-next; & & \\
\hline 32 & & tmp <-sync; & /* Wait for data to flow through*/ & \\
\hline 33 & & next \(:=\) next +1.0 ; & & \\
\hline 34 & & out <- next; & & \\
\hline 35 & & next \(:=\) next +1.0 ; & & \\
\hline 36 & & out <- next; & & \\
\hline 37 & & next \(:=\) next +1.0 ; & & \\
\hline 38 & & out <- next; & & \\
\hline 39 & & next \(:=-1.0\); & & \\
\hline 40 & & out <-next; & & \\
\hline 41 & end. & & & \\
\hline
\end{tabular}

Figure 8.35 (Continued)
1) Coefficient one of frame one enters cell \((1,1)\). Cell \((1,1)\) passes it to cell \((1,2)\) which passes it to cell \((1,3)\), and finally to cell \((1,4)\).
2) Coefficient two of frame one enters cell \((1,1)\) which passes it to cell \((1,2)\) and then to cell \((1,3)\). Cell \((1,3)\) does not pass it to cell \((1,4)\).
3) Coefficient three enters cell \((1,1)\), which passes it to cell \((1,2)\) where it stops.
4) Coefficient four enters cell \((1,1)\) and stays there.

Now each cell has one coefficient from the first frame. The above process repeats for every frame in the utterance. Once each cell has one coefficient from each frame, the cell starts computing the new frames. After each cell computes a new coefficient it writes to the output cell below it (See Figure 8.33). If \(\mathrm{p}=8,8 \mathrm{llw}\) cells must be used, and the computation time will not increase. However, the time needed to pipe the 8 coefficients to all the cells will double.

Figure 8.36 shows the execution times for a sample run which uses three frames of four coefficients each for input and produces two frames of output. The total time needed to warp the three frames to two is \(11,417 \mu \mathrm{~s}\). Of the \(11,417 \mu \mathrm{~s}, 6,579 \mu \mathrm{~s}\) are spent reading in the coefficients and passing them on to other cells. \(4,286 \mu \mathrm{~s}\) are used to compute, and scale each coefficient, while 552 \(\mu \mathrm{s}\) are for outputting the new frames. One way to gauge the performance of the 11 program is to view it in a speech recognition system. In a typical system, the coefficients will arrive one frame at a time about once every 10 to 20 ms. With this slow input rate, most of the time the program uses to input data is spent waiting for the next frame to arrive. The important time is the time after the end of the utterance and before producing new warped frames. This time shows how quickly the program can warp the utterance after all the data has arrived.

Consider a system that produces one frame of 8 coefficients once every 10 ms. The typical word length is 40 frames, so the LTW program must output 40 frames after all the data is input. Program 11 uses 8 ltw cells, one cell for each coefficient. The time to compute and output one frame is the time used by lines 56 to 64 of Figure 8.35 . This is \(2,303 \mu \mathrm{~s}\). Since 11 must produce 40 frames, the total time is \(92,120 \mu \mathrm{~s}\). Therefore the computation time depends on the number of frames outputted. In a typical speech system there is 300 to 500 ms between the beginnings of adjacent utterances. The LTW programs

This routine does a linear time warp. The data enters in from the left as p coefficients per frame. The first cell takes the last coefficient and keeps it and passes the \(\mathrm{p}-1\) preceding coefficients on the the cells to the right. Each of the othet cells do the same thing until the right most cell only inputs one coefficient. In the end, cell 1 will have lpc coefficient \(k\) for all frames, and cell \(k\) will have lpc coef. 1. -1 is input to show the end of data and time to start computing. Each cells computes the new warped output using only its lpc coef. The new warped utterance is output one coefficient at a time at it is computed. The new coefficients are scaled and converted to 8 bit unsigned values.

Itw(number);
Tjifitmp; in;out,passon;
bool inputting;
sint \(k\),
j,J, /* Number of frames in input utterance */
i, I; \(\quad\) * Number of frames in output utterance */
int number;/* Number of coefs. given cell will get */
/* leftmost cell should have number \(=\) p, */
/* the next will have \(p-1\), until the */
\(/ *\) rightmost will have number \(=1 \quad * /\)
\begin{tabular}{llll}
1 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 \\
1 & 5 & 5 & 5 \\
1 & 0 & 0 & 0 \\
1 & 5 & 5 & 5 \\
1 & 0 & 0 & 0
\end{tabular}
real factor, /* ratio of \(\mathrm{J} / \mathrm{I}\)
\(\mathrm{R}[80]\), /*Input utterance */
s, /* scale */
onems, //* 1-s
tmp,
T1,T2, \(/ *\) Patch Job \(\quad * /\)
T, \(\quad / *\) Ouput utterance \(\quad * /\)
in,passon;

Figure 8.36. Execution times in \(\mu\) s for multi-cell LTW. Three input frames of four coefficients each, two output frames. \(2,303 \mu \mathrm{~s}\) per output frame.


Figure 8.36 (Continued)
must execute in this amount of time to run in real time. The 11 program requires only 92 ms , therefore it can run in real time.

\subsection*{8.5.2. Serial LTW - 12}

Since the LTW program needs a low throughput for real-time processing (i.e., 300 to 500 ms per utterance), this section considers a serial approach. Figure 8.37 is the listing for 12, the single-cell LTW program. 12 uses only one cell and executes a serial LTW program. Figure 8.38 shows the timings for each step. The execution times depend on both the number of coefficients and the number of output frames, but not the number of input frames. The total time needed to input three frames of four coefficients each is \(18,016 \mu \mathrm{~s} .6,920\) \(\mu\) s are used to input the three frames, and \(11,096 \mu\) s are used to compute and output two frames.

Viewing the 12 program in the same setting as the 11 program shows that no more cells are used when computing 8 coefficients than computing 4. Program 12 must repeat lines 62 to 65 of Figure 8.37 for each coefficient it computes. These lines take \(1,042 \mu\) s to compute, making a total time of \(9,597 \mu \mathrm{~s}\) to compute one frame of 8 coefficients. 12 uses \(383,880 \mu\) s to compute 40 frames. Table 8.6 summarizes these results. In a typical system, the LTW program has 300 to 500 ms to perform its operations, therefore the 12 program may not be able to process in real time if many short utterances are spoken in a row. In such a case a buffer is needed to store the next frame while the current frame is being processed.

\subsection*{8.5.3. Summary}

Two programs to perform linear time warping were presented. The first, 11, was based on the algorithm presented in Section 6.3.2 11 achieves its parallelism by using one cell for each coefficient in a frame. By using \(p\) cells (where \(p\) is the number of coefficients per frame), 11 is able to warp an input utterance with an arbitrary number of rames to 40 frames in 92 ms . This time does not depend on the number of mput frames nor the number of coefficients per frame, but it does depend on the number of output frames. I output frames


Figure 8.37. Single-cell LTW program.

24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50

51

52

53
54
55
56
57
58

59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
```

    in;
    int : out;
    I := 2;
while true do
begin
j:=0;
inputting := true;
while inputting do
begin
tmp <- in;
if tmp = 10000.0 then /* false alarm, empty buffer */
j := 0
else if tmp =10001.0 then
inputting := false /* end of word, start warping */
else
begin /* Get next frame */
j:= j + 1;
R1[j]:= tmp; tmp <- in;
R2[j]:= tmp; tmp <- in;
R3[j]:= tmp; tmp <- in;
R4[j]:= tmp;
in <- tmp; /* Send sync to endpoint */
end
end; /* of inputting loop */
J := j;
factor:=(J-1)/(1-1);
for i:= 1 toldo
begin
tmp:= (i-1)* factor + 1.0;
j:= tmp;
s:=64.0* (tmp - j); /* Scale by 128 so it can be. */
onems : }=64.0-\textrm{s};\quad/*\mathrm{ stored in an 8 bit value
T1:= onems * R1[j]; %/* also add 128 bias so it will be */
T2:= s * R1[j+1]; /* always positive */
T}:=\textrm{Tl}+\textrm{T}2+128.0
out <- T;
T1:= onems * R2[j];
T2:= s * R2[j+1];
T:= T1 +T2+128.0;
out <- T;
T1:= onems * R3[j];
T2:= s * R3[j+1];
T}:=\textrm{T}1+\textrm{T}2+128.0
out<-T;

```

Figure 8.37 (Continued)

74
75
76
77
78
79
80
\(\mathrm{T} 1:=\) onems \(* \mathrm{R} 4[\mathrm{j}]\);
\(\mathrm{T} 2:=\mathrm{s} * \mathrm{R} 4[\mathrm{j}+1]\);
\(\mathrm{T}:=\mathrm{T} 1+\mathrm{T} 2+128.0\);
out \(<\) - T;
end;
end;
end.
Figure 8.37 (Continued)
/*
This routine does a linear time warp using only one cell. 10000 is input to show the end of data and time to start computing. The new warped utterance is output one coefficient at a time at it is computed. All outputs are ints, multiplied by 64 with 128 added, so the fraction part will not be lost.
\(\begin{array}{lll}\text { bool inputting; } \\ \operatorname{sint} & \mathbf{j}, \mathrm{J}, & / * \text { Number of frames in input utterance } * / \\ & \mathbf{i}, \mathrm{l} ; & / * \text { Number of frames in output utterance } * /\end{array}\)
real factor, /* ratio of J/I */
R1 10\(]\) / * input utterance. */
R2[10],
R3 [10],
R4[10],
R5[10],
Ro[10],
R7[10],
R8[10],
s, /* scale */
onems, /* 1 minus s */
tmp,
T1,T2, /* Patch Job */
T, /* Output utterance */
in;
int out;
\(1:=2 ;\)
while true do
begin
j: \(=0\);
inputting := true;
while inputting do
begin
tmp \(<-\) in;
\begin{tabular}{llll} 
& & \\
& & \\
& & \\
& & \\
1 & & \\
1 & 0 & 0 & 0 \\
1 & 5 & 5 & 5 \\
1 & 5 & 5 & 5 \\
1 & & 0 & 0 \\
1 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 \\
1 & 5 & 5 & 5 \\
1 & 0 & 0 & 0 \\
1 & 5 & 5 & 5
\end{tabular}
\begin{tabular}{llll}
1 & & 5 & 5 \\
1 & & 0 & 0 \\
& 0 & 0 \\
1 & & 5 & 5 \\
1 & & 5 & 5 \\
1 & 9 & 9 & 9 \\
4 & & 262 & 363 \\
\hline
\end{tabular}

Figure 8.38. Execution times is \(\mu\) s for single cell LTW. Three input frames of four coefficients each, two output frames. \(5,429 \mu\) s per output frame.

432432432

777
\(\begin{array}{lll}14 & 14 & 14\end{array}\)
\(335 \quad 335 \quad 335\)
\(335 \quad 335 \quad 335\)
\(335 \quad 335 \quad 335\)
\(73 \quad 73 \quad 73\)
\(91 \quad 9191\)
\(0 \quad 0 \quad 0\)
\(11 \quad 11 \quad 11\)
\(8 \quad 8 \quad 8\)
210210210
\(\begin{array}{lll}20 & 20 & 20\end{array}\)

> /* false alarm, empty buffer
> if tmp \(=10000.0\) then \(\quad j:=0\)
> else if \(\operatorname{tmp}=10001.0\) then
> \(\quad\) /* end of word, start warping \(* /\)
> inputting \(:=\) false
else
begin /* Get next frame */
j : = \(\mathbf{j}+1\);
R1[j]:= tmp; tmp <-in;
R2[j]:= tmp; tmp <-in;
R3[j] := tmp; tmp <- in;
R4[j]:= tmp;
in <- tmp; /* Send sync to endpoint*/ end
end; /* of inputting loop */
\(\mathrm{J}:=\mathrm{j}\);
factor: \(=(\mathrm{J}-1) /(\mathrm{I}-1)\);
for \(i:=1\) to \(I\) do
begin
\(\operatorname{tmp}:=(\mathrm{i}-1) *\) factor \(+1.0 ;\)
\(\mathrm{j}:=\mathrm{tmp}\);
/* Scale by 128 so it can be stored \(* /\)
/* in an 8 bit value */
/* also add 128 bias so it will be */
/* always positive */
\(\mathrm{s}:=64.0 *(\mathrm{tmp}-\mathrm{j})\);
onems \(:=64.0-\mathrm{s} ;\)
\(\mathrm{T} 1:=\) onems * R1[j]:
\(\mathrm{T} 2:=\mathrm{s} * \mathrm{R} 1[\mathrm{j}+1]\);
\(\mathrm{T}:=\mathrm{T} 1+\mathrm{T} 2+128.0\);
out <-T;
T1:= onems * R2[j];
\(\mathrm{T} 2:=\mathrm{s} * \mathrm{R} 2[\mathrm{j}+1]\);
\(\mathrm{T}:=\mathrm{T} 1+\mathrm{T} 2+128.0 ;\)
out \(<-\mathrm{T}\);
\(\mathrm{T} 1:=\) onems \(* \mathrm{R} 3[\mathrm{j}]\);
\(\mathrm{T} 2:=\mathrm{s} * \mathrm{R} 3[\mathrm{j}+1]\);
\(\mathrm{T}:=\mathrm{T} 1+\mathrm{T} 2+128.0\);
out <- T;
\(\mathrm{T} 1:=\) onems \(* \mathrm{R} 4[\mathrm{j}]\);
\(\mathrm{T} 2:=\mathrm{s} * \mathrm{R} 4[\mathrm{j}+1]\);
\(\mathrm{T}:=\mathrm{T} 1+\mathrm{T} 2+128.0\)
out \(<-\mathrm{T}\);
end;
end; / * of while true loop */
end.
Figure 8.38 (Continued)

Table 8.6 Execution times for LTW programs.
\begin{tabular}{|c|cc|cc|}
\hline program & \multicolumn{2}{|c|}{l 1} & \multicolumn{2}{|c|}{12} \\
\hline \begin{tabular}{c} 
Number of \\
cells
\end{tabular} & 4 & 8 & 1 & 1 \\
\hline \begin{tabular}{c} 
Number of \\
coefficients
\end{tabular} & 4 & 8 & 4 & 8 \\
\hline \begin{tabular}{c} 
Time for \\
one frame
\end{tabular} & \(2,303 \mu \mathrm{~s}\) & \(2,303 \mu \mathrm{~s}\) & \(5,429 \mu \mathrm{~s}\) & \(9,597 \mu \mathrm{~s}\) \\
\hline \begin{tabular}{c} 
Time for \\
40 frames
\end{tabular} & \(92,120 \mu \mathrm{~s}\) & \(92,120 \mu \mathrm{~s}\) & \(217,160 \mu \mathrm{~s}\) & \(383,880 \mu \mathrm{~s}\) \\
\hline
\end{tabular}
require \(I * 2,303 \mu\) s to compute. Data from the LPC program, which precedes the LTW program, arrives at the rate of one frame every 10 to 20 ms in a typical system. 10 to 20 ms to input each of the 40 frames is a long time compared to the 92 ms needed to compute and output 40 frames. Therefore the time used for inputting frames is not included in the total time since it is dependent on the \(l p c\) cell which is producing the input data.

Program 12 is a serial program using one cell. It requires 384 ms to perform the same task as above using 8 coefficients per frame. Each additional coefficient requires \(1,042 \mu\) s to compute. When using 8 coefficients, each additional output frame requires \(9,597 \mu\) s to compute.

The Poker system is able to implement both LTW algorithms in real time since it performs the LTW task once every 300 to 500 ms . A buffer may be needed to hold the inputs to the 12 program since it needs 384 ms for its computation. Since the computational requirements are lax, both algorithms are written in \(x x\) and run in real time.

\subsection*{8.6. Poker Simulation of Dynamic Time Warping}

Dynamic time warping (DTW) is the process of taking one unknown utterance and comparing it to one known utterance. The result of the DTW operation is a single score telling how closely the two utterances match. A typical isolated word recognition system matches the unknown utterance to every known utterance in the system's vocabulary. A 1,000 word vocabulary would therefore require 1,000 DTWs to be performed.

An utterance is a collection of \(I\) frames of \(p\) coefficients each. \(I\) is constant since the LTW program will stretch or shrink the utterance to a fixed length before the DTW program processes it. Typically \(I=40, p=8\), and each coefficient is 16 bits.

The Poker system simulates the operations of the BAC using two different programs. The first, d 1 , is written in \(x x\). The second, d 2 , is written in 8051 assembly language. As with the simulations of the previous algorithms, the \(x x\) program is too slow for real-time processing. The 8051 program, which, in addition to being written in assembly language, uses less precise data (8-bit coefficients and 16-bit distances), can run in real time. A typical speech recognition system uses 16 -bit coefficients and 16 -bit distances, so the execution times for such a system are extrapolated from the executions times of the simulated system. The following sections give the highlights of the two programs.

\subsection*{8.6.1. BAC written in \(x x-d 1\)}

Figures 8.39 and 8.40 show the switch settings, code names, and port names used to simulate a BAC with a warping path of \(r=2\). This value was chosen because it requires a total of \(2 \mathrm{r}+1\) even and odd cells which conveniently fit into a four by four grid of cells. Increasing \(r\) to a typical value of 6 will not change the throughput; however, it will increase the time needed to initialize the array. Figure 8.41 gives the \(x x\) code for the instructions given in


Figure 8.39. Switch settings for DTW program d1.


Figure 8.40. Port names for DTW program dI.


Figure 8.41. \(x x\) code for DTW program d1.

Jan \(1708: 561984\) even.x Page 1
```

coefs $:=4$;
inf $:=32786$;

```
/*
    */
    Gbotold := inf;
    Gtopold := inf;
Gbot := inf;
Gtop := inf;
Dbot := inf;
Dtop: \(=\) inf;
\(\mathrm{g}:=0\);
for \(\mathrm{i}:=1\) to coefs do
        begin
        a|i] \(:=\inf\);
        b[i]:= inf;
        end;
    while true do
    begin
\(\mathrm{d}:=0\);
for \(\mathrm{i}:=1\) to coefs do
        begin
        aout \(<-\) a[i]; \(\quad / *\) Send out coefficients */
        bout \(<-\mathrm{b}[\mathrm{i}]\);
            /* Read in new coefficients */
            atmp \(<-\) ain; a \([\mathrm{i}]:=\) atmp;
            btmp <-bin; b|i] := btmp;
            tmp1 \(:=\) atmp - btmp;
                                    1*Find distance between/
        \(\mathrm{d}:=\mathrm{d}+\mathrm{tmp} 1 * \mathrm{tmpl}\)
        end;
            If \(a[1]\) or \(b[1]\) is \(==\mathrm{inf}\), distance is inf \(* /\)
            if \((\mathrm{a}[1]=\mathrm{inf}) \mid(\mathrm{b}[1]=\mathrm{inf})\) then
        d:=inf;
            BTtop <-d; \(\quad / *\) Send local distance to odd cell \(* /\)
            DTbot <-d; /*"above" and "below" */
            tmpl \(:=\) Gbotold \(+2 *\) Dbot; \(\quad / *\) Find minimum path */
tmp2 : = g + d;
tmp3 : \(=\) Gtopold \(+2 *\) Dtop;
if tmpl \(<\) tmp 2 then
    min \(:=\) tmpl

Figure 8.41 (Continued)

\section*{Jan 17.08:56 1984 even.x Page 2}
else
min \(:=\operatorname{tmp} 2 ;\)
if \(\operatorname{tmp} 3<\min\) then \(\min :=\operatorname{tmp} 3 ;\)
if \(\min <\inf\) then \(\quad / *\) If these are not infinite vectors, \(\quad * /\)
\(\mathrm{g}:=\mathrm{d}+\min / *\) compute \(\mathrm{g} \quad * /\)
else
\(\mathbf{g}:=0 ; \quad / *\) Otherwise set to zero for \(\quad * /\)
/* for next time */
/* Save current values for later use */
Gtopold \(:=\) Gtop; . /* Save current values for later use
Gbotold := Gbot;
Gtop <- DTtop; \(\quad / *\) Get new \(g\) values from odd cells
Gbot <- DTbot;
DTtop <-g; \(\quad / *\) Send \(g\) to odd cells \(\quad * /\)
DTbot \(<-\mathrm{g}\);
Dtop <- DTtop; /* Get new d values from odd cells */
Dbot <- DTbot;
end;
end.

Figure 8.11 (Continued)


Figure 8.41 (Continued)

Jan 17 08:56 1984 odd.x Page 2

26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50

51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
```

/*
Initialize all variables and send out a dummy inninity vector.
*/
Gbot : $=$ inf;
Gtop := inf;
Dbot:= inf;
Dtop := inf;
$\mathrm{g}:=0 ;$
for $\mathrm{i}:=1$ to coefs do /* Send out infinity vector and recieve*/
begin
/* real input vector*/
a $[\mathrm{i}]:=\mathrm{inf}$;
$\mathrm{b}[\mathrm{i}]:=\mathrm{inf}$;
end;
while true do
begin
$\mathrm{d}:=0$;
for $\mathrm{i}:=1$ to coefs do
begin
aout $<$ - $a[i]$;
bout $<-\mathrm{b}[\mathrm{i}]$;
atmp $<-$ ain; a a $[\mathrm{i}]:=$ atmp;
btmp <- bin; b[i] := btmp;
/* Compute distance between vectors */
tmp1 := atmp - btmp;
$\mathrm{d}:=\mathrm{d}+\mathrm{tmpl} * \mathrm{tmpl}$
end;
/* If a $[1]$ or $b[1]$ is $==$ inf, distance is inf
*/
if $(\mathrm{a}[1]=\mathrm{inf}) \mid(\mathrm{b}[1]=\mathrm{inf})$ then
$\mathrm{d}:=\mathrm{inf}$;
Dbot <- DTbot;
Dtop <- DTtop;
tmp1 := Gbot + 2*Dbot; /* Find minimum path*/
tmp2 := g + d;
$\operatorname{tmp} 3:=$ Gtop $+2 *$ Dtop;
if tmp1 $<\mathrm{tmp} 2$ then
$\min :=t \mathrm{mp} 1$
else
$\min :=\operatorname{tmp} 2$;
if $\operatorname{tmp} 3<\min$ then
$\min :=t \mathrm{mp} 3 ;$

```

Figure 8.41 (Continued)

Jan 17 08:56 1984 oddx Page 3
\begin{tabular}{ll}
73 & if min < inf then \\
74 & \\
75 & else \\
76 & \\
77 & \\
78 & \\
79 & DTbot \(<-\mathrm{g} ;\) \\
80 & DTtop \(<-\mathrm{g} ;\) \\
81 & \\
82 & Gbot \(<-\) DTbet; \\
83 & Gtop \(<-\) DTtop; \\
84 & \\
85 & DTbot <-d; \\
86 & DTtop \(<-d ;\) \\
87 & \\
88 & end.
\end{tabular}

Figure 8.41 (Continued)

Jan 17 08:56 1984 bend.x Page 1


\section*{Jan 17 08:56 1984 tend.x Page 1}


Figure 8.41 (Continued)

Figure 6.23, where even is Group A, odd is Group B, and tend and bend are the top and bottom ends. tend and bend produce the input data for even and odd. Therefore a total of \(2 \mathrm{r}+5\) cells are used. \(2 \mathrm{r}+1\) cells are for the BAC, and the four extra cells are used to produce inputs. Changing the width of the warping path will change the number of cells used, but will not change the throughput of the BAC.

The instructions for the even numbered cells in Group A of Figure 6.23 map to the \(x x\) code as follows: Lines \(5-24\) of even in Figure 8.41 are variable declarations. Lines 27-44 are variable initializations. All the variables and the input frames* are initially set to infinity since it takes time for the frames to fill the bilinear array. During the filling process most cells contain invalid data. Figure 6.22 shows that during loop \#4, only cells \(-1,0\), and 1 have two pairs of valid frames. During loop \#4 these three cells compute valid distance scores, while the rest compute values that have no meaning. Initializing these "invalid" cells to infinity allows them to perform their computations and pass their distance scores (which will be infinity) to the cells making valid computations. Since \(g\) is picked as the minimum path, the infinite distances from the invalid cells have no effect on the path taken.

Lines \(48-57\) in even in Figure 8.41 move the unknown frames down, the known frames up, and compute d. The distance measure used is a sum of squares of differences. It was chosen because its computation time falls between the time needed for a simple "absolute value of differences" and the "Itakura distance measure" [Itak75]. If the Itakura distance measure were used, it would increase the distance computation time because it requires the \(\log\) of a value. Since the APU takes \(1,783 \mu\) s for the log computation and the distance measure implemented uses \(1,580 \mu \mathrm{~s}\) for \(\mathrm{p}=8\), the Itakura measure would take at least more than double the local distance computation time. Since the local distance measure is computed in a serial fashion, other distance measures can be used without the need for finding parallel algorithms to implement them.

\footnotetext{
*Section 6.4 .2 calls the input data to the BAC vectors. I will use the term frames instead of vectors since the vectors \(a\) and \(b\) represeat frames of speech data in a speech recognition system.
}

Lines 61 and 62 check to see if either frame is infinity, if so, \(d\) is infinity. Lines 67-81 find the minimum of the three paths. If the minimum is infinity, \(g\) is set to zero. This condition occurs after processing one pair of utterances and before the arrival of the next pair. Lines \(83-93\) send off the \(g\) and \(d\) values to the adjacent odd numbered cells. The process starts over at line 48.

Because of the internal workings of the \(x x\) compiler, lines 89,90 and 92,93 are switched from Figure 6.23. If cell A writes two values to the same port of cell \(B\) before cell \(B\) reads one, the first value is lost. Alternating reads and writes to the same cell insures that no data is lost. A later version of \(x \boldsymbol{x}\) solves this problem.

The translation from Group B of Figure 6.23 to odd of Figure 8.41 follows the same pattern.

Cells \((1,1)\) and \((4,4)\) run \(x x\) code tend and bend tend provides the unknown input frame while bend produces the known frame. Since all the even cells are identical, cell \((2,1)\) will read and write values to the cell "above" it just as cell \((3,2)\) does, but there is no even cell above it. The teven cell absorbs the \(d\) and \(g\) values sent to it by cell \((2,1)\) and produces infinity \(d\) and \(g\) values to send to cell \((2,1)\). These infinity values signal cell \((2,1)\) that there is no valid warping path from the cell above it. The todd, bodd, and beven cells perform the same function for the cells they communicate with as the teven cell does for cell \((2,1)\).

Figure 8.42 gives the execution times in \(\mu\) s for each step of cell \((2,1)\) using four coefficients per frame. The maximum total time needed for one loop of the d1 program, not including variable declarations or initializations, is 8,960 \(\mu \mathrm{s}\). Table 8.7 shows the percentage of time each part of the DTW program uses when computing four coefficients per frame. A real speech system would use an order of 8 coefficients per frame, which doubles the time to move \(a\) and \(b\) and find \(d\). The total time for an 8 coefficient system is \(2 * 3,891 \mu \mathrm{~s}+\) \(2 * 1,611 \mu \mathrm{~s}+1,674 \mu \mathrm{~s}+1,784 \mu \mathrm{~s}=14,462 \mu \mathrm{~s}\) per loop. A typical system will require 40 loops for one comparison, which is \(40 * 14,462=578,480 \mu \mathrm{~s}\). One comparison is performed for every word in the vocabulary, so a vocabulary of only two words can be matched in a little over one second. This is much too slow for real time recognition. As before, coding in assembly language can reduce the time of a loop.

Count Min Ave Max
\[
\begin{aligned}
& \text { code even; } \\
& \text { trace d,g,atmp,btmp; } \\
& \text { ports bout, bin, aout, ain, DTtop, DTbot; } \\
& \text { begin } \\
& \sin t i \text {, }
\end{aligned}
\]

Figure 8.42. Execution times in \(\mu \mathrm{s}\) for dl using four coefficients per frame.


Figure 8.42 (Continued)

Table 8.7 Execution time summary for DTW program dl using four coefficients per frame.
\begin{tabular}{|c|cc|}
\hline Operation & Time & Percent of Total \\
\hline Moving a and b & \(3,891 \mu \mathrm{~s}\) & \(43 \%\) \\
Finding d & \(1,611 \mu \mathrm{~s}\) & \(-18 \%\) \\
Finding g & \(1,560-1,674 \mu \mathrm{~s}\) & \(19 \%\) \\
Moving d and g & \(1,784 \mu \mathrm{~s}\) & \(20 \%\) \\
Total Time & 8,960 & \(100 \%\) \\
\hline
\end{tabular}

\subsection*{8.6.2. 8051 Assembly Language Version of \(\mathbf{B A C}\) - d2}

Like the \(x x\) algorithm d1, the assembly language version of the BAC (d2) implements the algorithm in Figure 6.23. Figure 8.43 shows the switch setting for d2. d2 uses 13 cells since a typical speech recognition system uses a warping path width of \(\mathrm{r}=6\) and \(2 \mathrm{r}+1\) cells must be used. The cells are arranged in two vertical columns. The original "two rows on a diagonal" layout provides a good conceptual map from the task being performed to the program, but it makes poor use of cell space. The two vertical columns, however make better use of the space. d 2 does not used the tend and bend cells, instead it uses the beven (bottom even), bodd (bottom odd), teven (top even), and todd (top odd) cells. The difference is the tend and bend cells do not compute distance values, while the top/bottom even/odd cells do. This makes better use of the computing power of each cell. d2 adds a new cell, called seven, (scores even) to the middle of the array. This is an even cell that has an extra output port that outputs the distance scores. The \(x x\) program has no provisions for outputting scores. If it were to be used for a "real" speech system an output cell would be needed. Since d1 was used only to compute the loop time and not perform a complete DTW comparison, the output cell was not used.

Finally, four new cells are added, input, repeat, seq, and scores. Input reads unknown frames unknown frames from memory and writes them to its output port, repeat takes these frames and sends them out once for every utterance in the vocabulary. The known frames are stored in the seq cell. It outputs one known frame for every unknown frame coming from repeat. The known frame goes out the south port, while the unknown goes out the north.

Figure B. 12 is a listing of all the assembly code for each cell. All the DTW cells execute their instructions in approximately lock-step fashion to minimize the overhead of inter-cell communication. The execution is approximately lock-step in that all the cells start executing their main loops at the same time and the instructions executed are timed so that the writes to the output ports are within a few \(\mu \mathrm{s}\) of each other. Therefore the execution is not strictly lock-step, but it is not asynchronous either. When executing in this manner, all cells write to the switch at about the same time; however, operations between writes to the switch may not be precisely synchronized. After a fixed (and known) amount of time ( \(12 \mu \mathrm{~s}\) ), all cells can read from the switch


Figure 8.43 Switch settings for DTW program d2.
because data is guaranteed to be there. If the cells are not synchronized, it is possible for cell A to write to the switch, wait \(12 \mu \mathrm{~s}\), then read from the switch but get no data. This occurs when cell B is slightly behind cell \(A\) and has not written its data, intended for cell \(A\), to the switch. The cells are run quasisynchronously by using the built-in timer in each 8051 processor. Because of this, new feature frames must enter the DTW cells at a specific time. The seq cell is synchronized with the DTW cells so when seq has data to send, it sends it at the proper time. When there is no data to send, the seq cell sends infinity frames.

The last new cell is scores. DTW cell \((4,7)\) sends each of its \(g\) values to the scores cell. When the scores cell receives a zero value, the DTW cells are starting to compare a new pair of utterances. The value it receives before the zero value is the total score for the previous pair of utterances. The scores cell stores this value in an array.

\subsection*{8.6.3. Execution Times}

Figure 8.44 shows the execution times for both d 1 and d 2 when using four coefficients per frame. The total time for one loop of d 2 is \(460 \mu\) s. Table 8.8 shows the percentage of time used by each part of both of the DTW programs.

The execution times for \(d 2\) assume there are four 8 -bit unsigned coefficients per frame. A typical system would have 816 -bit signed coefficients per frame. Table 8.9 is a summary of the expected execution times for a version of d2 that uses four and 816 -bit coeflicients per frame. The time used to compute \(g\) and move \(g\) and \(d\) will remain the same when changing either the number of coefficients or the frame size. However, the time used to move the a and \(b\) vectors will double when either the number of coeflicients or the frame size is doubled since twice as much data is being moved. Also, changing from 8 to 16 bits will increase the time to compute \(d\) from \(23.5 \mu\) per coefficient to 74 \(\mu\) s because the 8 -bit multiply-accumulate takes \(9 \mu\) while a 16 -bit multiplyaccumulate takes about \(60 \mu \mathrm{~s}\). The computation time for \(d\) will be about 296 \(\mu \mathrm{s}\) for four coefficients or \(592 \mu \mathrm{~s}\) for 8 coefficients. The d2 program spends \(47 \%\) of its time doing the computations (finding \(d\) and \(g\) ) while the rest of its time is spent moving data between cells. Of the \(703 \mu\) s spent moving data ( \(a\),


Figure 8.44. Execution times in \(\mu \mathrm{s}\) for d 1 and d2.
\begin{tabular}{|c|c|c|}
\hline d1 & d2 & \\
\hline XX & 8051 & \\
\hline & & begin \\
\hline 164 & 16 & aout <-a \([1] ; \quad /=\) Send out coefficients */ \\
\hline 164 & 14 & bout \(<-\mathrm{b}[\mathrm{i}]\); \\
\hline 310 & 4 & atmp <- ain; a \([1]:=\) atmp;/* Read in new coefficients */ \\
\hline 329 & 4 & btmp <- bin; b[i] := btmp; \\
\hline 143 & 7 & tmpl \(:=\) atmp - btmp; \\
\hline & 10 & \(\mathrm{d}:=\mathrm{d}+\mathrm{tmpl} *\) tmpl /* Find distance between yectors */ \\
\hline 252 & 2 & end; \\
\hline & & If a[1] or b[1] is \(==\) inf, distance is inf*/ \\
\hline 304 & 9 & if \((\mathrm{a}[1]=\mathrm{inf}) \mid(\mathrm{b}[1]=\) inf \()\) then \\
\hline 52 & 4 & d : = inf; \\
\hline 91 & 30 & DTtop <-d; /* Send local distance to odd cell */ \\
\hline 91 & 19 & DTbot <-d; /* "above" and "below" */ \\
\hline 229 & 12 & tmpl \(:=\) Gbotold \(+2 *\) Dbot; /* Find minimum path*/ \\
\hline 139 & 6 & \(\mathrm{tmp} 2:=\mathrm{g}+\mathrm{d}\); \\
\hline 229 & 12 & tmp3 \(:=\) Gtopold \(+2 *\) Dtop; \\
\hline 132 & 10 & if tmp \(1<\operatorname{tmp} 2\) then \\
\hline 54 & 4 & \(\min :=\mathrm{tmp} 1\) \\
\hline & & else \\
\hline 52 & 4 & \(\min :=\operatorname{tmp} 2 ;\) \\
\hline 132 & 8 & if \(\operatorname{tmp} 3<\min\) then \\
\hline 54 & 4 & \(\min :=\mathrm{tmp} 3 ;\) \\
\hline 132 & 6 & if min < inf then \(/ *\) If these are not infinite vectors, */ \\
\hline 141 & 6 & \[
\mathrm{g}:=\mathrm{d}+\min \quad / * \text { compute } \mathrm{g}^{*} /
\] \\
\hline 29 & 3 & \(g:=0 ; \quad / *\) Otherwise set to zero for next time */ \\
\hline 52 & 4 & Gtopold := Gtop; \(/ *\) Save current values for later use*/ \\
\hline 52 & 4 & Gbotold : = Gbot; \\
\hline 238 & 6 & Gtop <- DTtop; /* Get new g values from odd cells*/ \\
\hline 474 & 6 & Gbot <- DTbot; \\
\hline 91 & 30 & DTtop <-g; /* Send g to odd cells */ \\
\hline 91 & 19 & DTbot <-g; \\
\hline 321 & 6 & Dtop <- DTtop; /* Get new d values from odd cells*/ \\
\hline 464 & 6 & Dbot <- DTbot; \\
\hline 2 & 11 & end; \\
\hline & & \\
\hline
\end{tabular}

Figure 8.44 (Continued)

Table 8.8 Execution time summary for DTW programs d 1 and d 2 .
\begin{tabular}{|c|c|c|c|c|}
\hline Operation & Time & Percent of Total & Time & Percent of Total \\
\hline Program & \multicolumn{2}{|l|}{d1} & \multicolumn{2}{|c|}{d2} \\
\hline Corís/Frame & \multicolumn{2}{|l|}{4} & \multicolumn{2}{|c|}{4} \\
\hline Bits/Coef & \multicolumn{2}{|l|}{32} & \multicolumn{2}{|c|}{8} \\
\hline Moving \(a\) and \(b\) & 3,891 \(\mu \mathrm{s}\) & 43\% & \(152 \mu \mathrm{~s}\) & \(33 \%\) \\
\hline Finding \(d\) & 1,611 \(\mu \mathrm{s}\) & 18\% & \(94 \mu \mathrm{~s}\) & 20\% \\
\hline Finding 9 & 1,560-1,674 \(\mu \mathrm{s}\) & \(19 \%\) & \(76 \mu \mathrm{~s}\) & 17\% \\
\hline Moving \(d\) and \(g\) & 1,784 \(\mu \mathrm{s}\) & 20\% & \(122 \mu \mathrm{~s}\) & 27\% \\
\hline Timer Control & - & \(0 \%\) & \(\geq 16 \mu \mathrm{~s}\) & \(3 \%\) \\
\hline Waiting for the Switch Total Time & & & \(146 \mu \mathrm{~s}\) & \(32 \%\) \\
\hline Total Time & \(8,960 \mu \mathrm{~s}\) & & \(460 \mu\) s & \\
\hline
\end{tabular}

Table 8.9 Execution time summary for DTW program d2 using 16 bits per coefficient.
\begin{tabular}{|c|cc|cc|}
\hline Operation & Time & \begin{tabular}{c} 
Percent \\
of Total
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Time \\
Percent \\
of Total
\end{tabular}} \\
\hline Coefs. per Frame & \multicolumn{2}{|c|}{4} & \multicolumn{2}{|c|}{8} \\
\hline Moving \(a\) and \(b\) & \(304 \mu \mathrm{~s}\) & \(37 \%\) & \(608 \mu \mathrm{~s}\) & \(43 \%\) \\
Finding \(d\) & \(296 \mu \mathrm{~s}\) & \(36 \%\) & \(592 \mu \mathrm{~s}\) & \(42 \%\) \\
Finding \(g\) & \(76 \mu \mathrm{~s}\) & \(9 \%\) & \(76 \mu \mathrm{~s}\) & \(5 \%\) \\
Moving \(d\) and \(g\) & \(122 \mu \mathrm{~s}\) & \(15 \%\) & \(122 \mu \mathrm{~s}\) & \(9 \%\) \\
Timer Control & \(\geq 16 \mu \mathrm{~s}\) & \(2 \%\) & \(\geq 16 \mu \mathrm{~s}\) & \(1 \%\) \\
Waiting for the Switch & \(226 \mu \mathrm{~s}\) & \(28 \%\) & \(386 \mu \mathrm{~s}\) & \(27 \%\) \\
Total Time & \(814 \mu \mathrm{~s}\) & & \(1,414 \mu \mathrm{~s}\) & \\
\hline
\end{tabular}
\(b\), d , and g ), \(386 \mu\) is spent waiting for the switch. Therefore \(27 \%\) of the loop time is idle waiting for data to move through the switch.

At least \(16 \mu \mathrm{~s}\) are spent starting and stopping the internal timer. The timer keeps all the DTW cells executing synchronously by doing the following:
1) At the start of the main loop all DTW cells (even, odd, teven, todd, beven, teven, seven, and, seq) start their timers at the same time.
2) All cells execute the instructions in their loop. Some cells may take longer than others.
3) At the end of the loop all cells wait for the timer to reach a certain predetermined value. Since all cells start at the same time, and all cells wait for the same timer value, all cells will start the next loop at the same time.
An alternative to using the timers is to pad all loops executed by the DTW cells with nops so they are the same length. This makes program development tedious since the programmer must change the code in every cell if the code in one cell is changed.

Although even can complete a loop in \(1414 \mu\) s while processing 816 -bit coefficients, seven requires an additional \(30 \mu \mathrm{~s}\) to send data to the scores cell. Thus, the timer is set so one loop takes \(1,445 \mu \mathrm{~s}\). A typical speech system uses 40 frames per utterance, giving \(40 * 1,445 \mu \mathrm{~s}=56 \mathrm{~ms}\) to match one unknown utterance to one known utterance. Table 8.10 summarizes the execution times for di and d2. d2 can match a vocabulary of 17 words in one second using 8 16 -bit coefficients per frame and 16 -bit coefficients. Multiple BACs can be used in parallel to process a larger vocabulary in real time.

\subsection*{8.6.4. Summary}

Two parallel programs to implement the BAC algorithm were presented. Program dl, written in \(x x\), takes over 578 ms to perform one DTW match between two utterances of 40 frames each with 8 coefficients per frame. Program d 2 , written in assembly language, takes 57 ms to match the same two utterances. The following techniques were used to obtain this increase in speed.
1) Reducing the precision of the coefficients and distance scores.
2) Synchronizing all the DTW colls.

Table 8.10 Execution times for DTW progams.
\begin{tabular}{|c|cc|cc|cc|}
\hline \begin{tabular}{c} 
Program \\
Precision
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
d1 \\
32 -bit
\end{tabular}} & \multicolumn{2}{c|}{\begin{tabular}{c} 
d2 \\
16-bit
\end{tabular}} & \multicolumn{2}{c|}{\begin{tabular}{c} 
d2 \\
Number of \\
Coefficients
\end{tabular}} \\
\hline \begin{tabular}{c} 
Total Time \\
for One Loop
\end{tabular} & 4 & 8 & 4 & 8 & 4 & 8 \\
\begin{tabular}{c} 
Total Time \\
for 40 Loops \\
Word-comparisons \\
per Second
\end{tabular} & \(8,960 \mu \mathrm{~s}\) & \(14,462 \mu \mathrm{~s}\) & \(845 \mu \mathrm{~s}\) & \(1,445 \mu \mathrm{~s}\) & \(510 \mu \mathrm{~s}\) & \(750 \mu \mathrm{~s}\) \\
\hline
\end{tabular}

Changing the precision of the coefficients from 32 -bit integers to 8 or \(\mathbf{1 6}\) bit integers, and the distance scores from 32 -bit integers to 16 -bit integers reduces the inter-cell communication time because less data is passed between cells. This also reduces the computation time since the 8051 can perform the operations instead of sending them to the APU. In a real speech recognition system, however, 8 bits are not enough for the coefficients [MaGr74]. Instead, a typical system uses 16 bits [WBA83]. Therefore a 16 -bit version of d2 would have to be used.

Synchronizing the cells was the second technique used to speed up the program. The order of arrival of data to the input queue for each cell is difficult to determine since each cell normally executes independently of the other cells. The hardware provides a tag for each item in the queue. The tag indicates the port from which the item came. The task of checking this tag and saving the data, if it is not from the desired port, is time consuming. The assembly language \(\mathrm{B} \Lambda \mathrm{C}\) program never checks the tag. Instead it controls when the data enters the switch so that the data arrives in the order it is needed. Controlling the arrival of data from several cells running different programs is difficult, so all cells are synchronized by using the 8051 's built-in timers. All cells enter their main loops at the same time. Each cell starts its own timer and will not restart the main loop until the given time has clapsed. Therefore when cell A , running even code, reads from its port, it knows that cell B , running odd code, has sent it some data.

Synchronization can be achicved without the use of timers. The programmer can carefully compute the execution time for the main loop in each cell and pad the cells which have the shortest execution times with nops so all cells have the same time. This makes the tedious task of assembly language programming even more tedious. The programmer must change the code in all cells if he changes the code in one cell. The 8051's build-in timers are a great help to the programmer.

The DTW algorithms have required more inter-cell communication than the previous algorithms. This results in spending \(51 \%\) of the loop time moving data between cells. Over half ( \(27 \%\) of the total time) of this time is spent waiting for the switch. Using an output queue instead of an output latch could eliminate this time and allow the algorithm to run faster. Also, having
separate input queues for each port would eliminate the need to synchronize the cells, since there would be no confusion as to the arrival order of the input data.

Since most speech recognition systems use 16 -bit coefficients, the processor must be able to perform 16 -bit arithmetic. Although the 8051 is an 8 -bit machine that can implement 16 -bit arithmetic, a better solution would be to use a 16 -bit processor. This would allow 16 -bit coefficients to be processed without the overhead of implementing 16-bit arithmetic on an 8-bit machine. Likewise, a 16 -bit wide data path between cells would reduce the inter-cell communication time.

\subsection*{8.7 VLSI Processor Array Isolated Word Recognition System}

Previous sections have presented programs for performing various speech recognition tasks. The block diagram in Figure 4.1 shows a typical isolated word recognition system which uses some of these tasks. The parameters listed on it are for processing telephone quality speech. Table 8.11 lists parameters for telephone quality and high quality speech processing. The values listed under the Poker System (implemented) column are the values the system actually simulated. The values under the (possible) column are attainable by using the Poker system with minor changes in the programs.

This section shows how these programs are assembled together to perform the function of the speech recognition system shown in Figure 4.1. When combining VLSI processor array programs, the output data rate and format of one cell must match the input data rate and format of the cell to which it is attached. Figures 8.45, 8.46, and 8.47 show the switch settings, code names, and port names, respectively, for the entire system which uses 51 cells. In the shaded area on the left are all the cells used to compute the autocorrelation coefficients, and the cells in the shaded area on the right perform the DTW. The following sections discuss the new programs and the changes made to the programs from the previous sections so that the system could function.

\subsection*{8.7.1. Input Cell}

The input cell \((1,1)\) has data from a real speech signal which it sends to the filter cell. Figure 8.48 shows the plot of part of the \(/ \mathrm{a} /\) sound from the word "all" as spoken by a male speaker. This data is digitized and formatted for input to the assembler and the listing is shown in Figure 8.49. The program in Figure B. 13 (called input) outputs the first sample as a 16 -bit value in two's complement notation. It sends the least significant byte (LSB) first; 16 \(\mu\) s later it sends the most significant byte (MSB). \(160 \mu\) s after sending the LSB

Table 8.11 Parameters for speech recognition systems.
\begin{tabular}{|c|cccc|}
\hline & \begin{tabular}{c} 
Telephone \\
Quality
\end{tabular} & \begin{tabular}{c} 
High \\
Quality
\end{tabular} & \multicolumn{2}{c|}{\begin{tabular}{c} 
Poker \\
System \\
(implemented)
\end{tabular}} \\
& & & (possible) \\
\hline Sample Rate & 6.67 KHz & 20 KHz & 6.25 KHz & 6.25 KHz \\
Bits per Sample & 8 & 16 & 16 & 16 \\
LPC Coefficients & 8 & 16 & 4 & 8 \\
Bits per Coefficient & 16 & 16 & 8 & 16 \\
Range of Vocabulary & & & & \\
Size (words) & \(10-1,000\) & \(10-1,000\) & \(49^{*}\) & \(17^{*}\) \\
\hline
\end{tabular}
*The number of words that can be matched in one second using 13 DTW cells.


Figure 8.45 Switch settings for word recognition system.


Figure 8.46. Code names for the word recognition system.
In a real system, the lpc cell will require six cells: one for the demux program, one for the mux program, and four for the lpc program.


Figure 8.47. Port names for speech recognition system.
* Cells executing assembly language programs reference physical ports names and therefore need on logical port assignments.


Figure 8.48. Plot of speech data output by the input cell.
; This is a portion of the /a/ in the word "all"
It is sampled at 10 KHz


Figure 8.49. Speech input data for word recognition system.
of the first sample, it is sending the LSB of the next sample. The maximim data rate in limited by how fast th broadcast tree can send the data to each autocorrelation cell. The \(160 \mu\) is a sampling rate of 6.25 KHz which is too slow for telephone quality speech, but is the fastest the autocorrelation cells can receive data from the broadcast sree. See Section 8.3.6 for more details on the broadcast tree. The input cell uses the 8051 's built-in timer to time the delay between samples.

\subsection*{8.7.2. Preemphasis Cell}

Although Section 8.2 presented many filtering programs, none of them is used here. The transfer function of the preemphasis filter is \(H(z)=1-95 z^{-1}\). It is simple enough for a single cell to perform. Although all the assembly language programs in Section 8.2 used unsigned dafa, the speech data coming from the input cell is signed data. The filter cell \((5,2)\) uses signed data. The program is shown in Figure B.14. It takes 16-bit two's complement data as input and produces filtered 16 -bit sign magnitude data as output. The 8051 uses two's complement notation for its addition and subtraction. The 8051 has an unsigned 8 -bit by 8 -bit multiply, but no signed multiply. There are fewer conversions needed to multiply two sign magnitude numbers than to multiply two two's complement numbers with an unsigned multiply. Therefore since the autocorrelation cells must use a multiplication, the filter cell converts its output to sign magnitude.

\subsection*{8.7.3. Autocorrelation Cells}

The autocorrelation cells \((1,3)-(8,3)\) run a program based on program a5 in Figure B.11. The new autocorrelation program, auto, differs from a5 in that \(a 5\) uses unsigned data as input. The program used here takes 16 -bit sign magnitude data as input and produces 32 -bit two's complement data as output. The program is show in Figure B. 15.

A typical speech recognition system uses 9 autocorrelation coefficients. auto computes 8 coefficients. This value is chosen since 8 cells fit into the 8 by 8 grid of cells used by Poker. A 9th cell could be added, but it would decrease
the clarity of how the program functions because it could not be placed in the same vertical line with the other auto cells. Using 8 or 9 cells makes no difference in throughput.

\subsection*{8.7.4. The Split, Merge, and Pipe Cells}

The split and merge cells run the same code as shown in Figure B.11. They are used to broadcast data to and collect results from the auto cells. The split cells form a broadcast tree which sends the input data to all auto cells. The merge cells collect the autocorrelation coefficients from the auto cells into one data stream for input into the \(l p c\) cell.

The system uses the pipe cell \((8,5)\) (see Figure 8.50) so the input buffer on the merge cell \((5,4)\) will not overflow when cells \((3,4)\) and \((7,4)\) send their data (16 bytes from each cell) to cell \((5,4)\) at the same time. The pipe cell delays the data from cell \((7,4)\) so that cell \((5,4)\) has time to empty its buffer before more data arrives. (This is because of a bug in the \(x x\) compiler. It is fixed in a later version of the compiler.)

Another function of the pipe cell is to discard some of the coefficients the auto cell produces. Since this system uses only four LPC coefficients per frame, the LPC cell uses only five autocorrelation coefficients as input. The pipe cell discards three out of every four values it receives (it is a leaky pipe) so that the extra coefficients will not reach the LPC cell.

\subsection*{8.7.5. The LPC Cell}

The lpc cell \((4,5)\) runs the code shown in Figure 8.51. This is the same program as Figure 8.29 except that a line (line 27) is added to send the energy of the frame \((\mathrm{R}(0))\) to the endpoint program. The endpoint program uses this value to detect the endpoints.

This program computes four LPC coefficients while a typical speech recognition system would compute 8. Section 8.4 .3 showed that the LPC program can be implemented in real time by using a demux, mux, and four lpc cells. The single cell LPC program is used here since the system being simulated uses only four LPC coefficients per frame.
```

/*
Program Name: pipe
Machine:
Function:
Precision: Input: 32-bit integer
Number of PEs: 1
Parameters: interlace, the number of values to read from
top port before write frist value to
oüt port.
*/

```

```

end.
VLSI processor array, simulated by Poker
This routine reads four values from the top port
and writes the frist value read to the out port.
The other three values are discarded.
Its main function is to delay the data entering the
middle merge cell.
Output:32-bit integer

```

Figure 8.50. \(x x\) code for pipe cell.
Program Name: ip
Algorithm: \(\quad\) Figure 4.2.

Machine:
Function: Precision: Input: 32-bit floating point Output: 32 -bit floating point
Number of PEs: 1
Parameters: p, the number of coefficients computed.
Input:
Output:
Loop Time:
Typical Time
*/
code
trace
ports
begin
Ipc;
\(\mathrm{k}, \mathrm{E}, \mathrm{i}, \mathrm{j}\);
in,out;
sint i,j, p;
int itmp,in;
real \(\mathrm{a}[10]\), aold[10],
E,
k,
out,
\(\mathrm{R}[10]\), tmp;
\(p:=4 ;\)
whille true do begin for \(\mathrm{i}:=0\) to p do \(\quad / *\) Read in autocorrelation coefs \(* /\) begin /* Starting with R(0) */ itmp <- in; k: itmp;
\(\mathrm{R}[\mathrm{i}+1]:=\mathrm{k} ; \quad / *\) All R[] indexs are +1 since \(* /\)
end; \(\quad / * \mathrm{xx}\) indexs start at \(1 \quad * /\)
\(\mathrm{E}:=\mathrm{R} \mid 1\);
out \(<-\mathrm{E} ; \quad / *\) Send \(\mathrm{R}[1]\) to endpoint routine
for \(\mathrm{i}:=1\) to p do
begin
\(\mathrm{k}:=0\);

Figure 8.51. \(x x\) program for computing LPC coefficients from autocorrelation coefficients.
\[
\begin{aligned}
& \text { for } j:=1 \text { to } i-1 \text { do } \\
& k=k+\text { aold }[j] * R[i-j+1 \mid
\end{aligned}
\]
\[
k:=(R[i+1]-k) / E ;
\]
\[
\operatorname{timp}:=k * k ; E:=(1-\operatorname{tmp}) * E
\]
\[
\mathscr{2}[i]:=k ;
\]
\[
\text { for } j:=1 \text { to } i-1 d o
\]
\[
a[j]:=\text { aold }[j]-k * \text { aold } \mid i-j]
\]
\[
\operatorname{for} j:=1 \text { to } i \text { do }
\]
\[
\operatorname{aold}[\mathrm{j}]:=\mathrm{a}[\mathrm{j}]
\]
end;
for \(i=1\) to \(p\) do \(\quad l *\) Send out lpc coefs starting with al */
begin
\(\mathrm{k}:=\) aold \([\mathrm{i}]\);
out <-k;
end;
end
end.
Figure 8.51 (Continued)

\subsection*{8.7.6 Endpoint Detection}

Cell \((5,5)\) executes the endpoint code given in Figure 8.52. The program finds the endpoints based on the energy in each frame as discussed in Section 4.5. The endpoint program receives the energy of the current frame followed by \(p\) LPC coefficients. If the energy is greater than the low threshold lothresh the \(p\) LPC coefficients are sent to the LTW cell. If the energy is less than lothresh and some previous frame exceeded hithresh, the value 10001 is sent to the LTW cell. This signals the LTW program to start processing. If the energy does not exceed hithresh the program sends the value 10000 to the LTW cell to tell it to discard all the data received since the last 10001 value.

\subsection*{8.7.7. Linear Time Warping}

Cell \((6,5)\) executes the linear time warping program given in Figure 8.37. No changes are made to the program.

\subsection*{8.7.8. Dynamic Time Warping}

The cells executing the DTW programs are identical to those discussed in Section 8.6. No changes are made to the program.

\subsection*{8.7.0. Summary}

A number of the parallel speech processing programs were combined to form a speech recognition system. Since most speech data is signed, the filter and auto programs needed major changes so that they could process signed speech data. The other programs needed little or no modification to run on the system. Table 8.11 (Section 8.7.) summarizes the parameters of the system simulated on Poker. The system is unable to process telephone quality speech because its maximum sample rate is 6.25 KHz where 6.67 KHz is needed. Also, it uses only four LPC coefficients of 8 bits each when 8 coefficients of 16 bits each are needed. The conclusion section of this chapter discusses the changes that could be made so the VLSI processor array speech recognition system can process high quality speech in real time.
\begin{tabular}{|c|c|c|}
\hline & \begin{tabular}{l}
Progràm Name: \\
Algorithm: \\
Machine: \\
Function: \\
Precision: \\
Number of PEs: \\
Parameters: \\
Input: \\
Output:
\end{tabular} & \begin{tabular}{l}
endpoint \\
Section 4.5 without zero crossing rate VLSI processor array, simulated by Poker This routine does endpont detection by looking at the value of \(R(0)\) out of the autocorrelation routine via the lpe routine. If it is big enough, the following \(p\) coefficients are passed on to the ltw routine. Input: 32 -bit floating point Output:32-bit floating point \\
1 \\
p, the number of LPC coefficients computed. Energy ( \(R(0)\) ) is arrives at "in" port followed by p LPC coefficients p LPC coefficients are sent out the "out" port if the energy is greater than "lothresh". The value 10001 is sent if a word is spotted. The value 10000 is sent if the energy drops below "lothresh" before going above hithresh.
\end{tabular} \\
\hline */ & & \\
\hline \begin{tabular}{l}
code \\
trace \\
ports
\end{tabular} & \begin{tabular}{l}
endpoint; \\
tmp,energy; \\
in,out;
\end{tabular} & \\
\hline begn & \begin{tabular}{ll} 
bool & found; \\
sint & i,p; \\
real & tmp, \\
& energy, \\
& lothresh, \\
& hithresh, \\
& in,out;
\end{tabular} & \(/ *==\) true if a word is spotted \(* /\) \\
\hline & \[
\begin{aligned}
& \mathrm{p}:=4 ; \\
& \text { lothresh }:=100000 \\
& \text { hithresh }:=20000 \\
& \text { found }:=\text { false; }
\end{aligned}
\] & /* Number of coefficents per frame \\
\hline & while true do begin energy \(<\) & \\
\hline & if energy & \[
\begin{aligned}
& =\text { lothresh then } \\
& \text { in } \\
& \text { nergy }>=\text { hithresh then } \\
& \text { found }:=\text { true; }
\end{aligned}
\] \\
\hline
\end{tabular}

Figure 8.52. \(x x\) program for finding endpoints.


Figure 8.52 (Continued)

\subsection*{8.8 Conclusions}

This chapter has presented several parallel programs for speech processing. The previous section showed how some of these programs could be combined into a parallel word recognition system. The goal was for this system to process high quality speech, as defined in Table 8.11, in real time. As Table 8.11 shows, the Poker system did not reach this goal for two of the parameters. It can process speech at a rate of 6.25 KHz , not at the rate of 20 KHz as desired and it uses 8 -bit coefficients, not the 16 -bit coefficients needed for high quality speech processing. The following sections discuss the VLSI processor array and give details as to which features it should have for it to process speech signals in real time.

\subsection*{8.8.1. The Processor}

Poker emulated each cell as an Intel 8051 8-bit microprocessor. The following sections discuss the desirable properties of a VLSI processor array microprocessor.

\subsection*{8.8.1.1. Data Size and Type - 16-bit signed fixed point}

Most speech data can be represented as a 16 -bit signed integer, therefore the processor should operate on 16-bit data. The autocorrelation LPC and LTW routines used some 32 -bit values, so 32 -bit addition should also be implemented. The LPC and LTW routines used the Intel 8231 APU for floatingpoint operations, but they could have been implemented using only fixed point arithmetic. Adding floating-point operations would made writing some of the programs easier but it did not make the LPC or LTW programs execute faster. If the APU is to decrease the execution time, the microprocessor must be able to get data to it quickly and it must be able to perform its operations in less
time than the \(42 \mu\) s the 8231 needs for a floating-point multiply.

\subsection*{8.8.1.2. Internal Registers}

The 8051 has 128 bytes of internal RAM. The internal RAM has the same access time as the 8051's data registers for most instructions. This internal RAM can be used as 64 16-bit registers. Having many registers available is good since programs like the BAC can store all of its variables in the registerlike memory and not have to use the external memory which is much slower to access.

\subsection*{8.8.1.3. Memory Size - \(2 K\) bytes}

Table 8.12 summarizes the memory requirements for each of the programs in the speech recognition system. The LTW program used the most memory with 1,280 bytes. The input cell does not include the storage needed for the input data. Most likely, the input data would come from an analog to digital converter and not memory. Also, the seq cell memory usage does not include the memory needed to store the known templates. A typical system would use 40 frames per utterance, 8 coefficients per frame, and 16 -bits per coefficient. This is a total of 640 bytes per utterance. Therefore, if there are more than three words in the vocabulary; the seq cell would use more memory than any of the other cells. For a 100 word vocabulary the memory requirements would be 128 K bytes if each word used 40 frames of 16 coefficients and 16 bits per coefficient.

Excluding the storage used by the seq cell to store known templates, each cell could operate using 2 K bytes of memory. The seq cell may have to be a special cell with extra memory to hold all the templates.

Table 8.12 Memory usage, in bytes, for SIMD based isolated word recognition system.
\begin{tabular}{|l|cc|}
\hline & Language & \begin{tabular}{c} 
Memory Usage \\
(bytes)
\end{tabular} \\
\hline input & 8051 & \(101 *\) \\
filter & 8051 & 151 \\
sink & 8051 & 12 \\
split & 8051 & 136 \\
auto & 8051 & 136 \\
merge & \(x z\) & 459 \\
lpc & \(x x\) & 848 \\
demux & \(x x\) & 343 \\
mux & \(x x\) & 286 \\
endpoint & \(x x\) & 385 \\
ltw & \(x x\) & 1280 \\
repeas & 8051 & 211 \\
pipe & 8051 & 142 \\
seq & 8051 & \(177 \dagger\) \\
even & 8051 & 436 \\
teven & 8051 & 445 \\
beven & 8051 & 445 \\
seven & 8051 & 445 \\
odd & 8051 & 429 \\
todd & 8051 & 430 \\
bodd & 8051 & 430 \\
scores & 8051 & 64 \\
\hline Maximum & & 1,280 \\
\hline
\end{tabular}
* Does not include storage for input data.
\(\dagger\) Does not include storage for known templates.

\subsection*{8.8.2. Inter-PE Communications}

The following sections discuss features the inter-cell communication should have.

\subsection*{8.8.2. 1 The Broadcast}

The VLSI processor array needs to implement a general broadcast that allows one port to broadcast to many ports with one write instruction. Using such a broadcast eliminates the need for the broadcast tree (the split cells) in Figure 8.45. With a broadcast, the data arrives at the input ports of the auto cells simultaneously, thus allowing the auto cells to process their data at a sampling rate over 10 KHz - a \(60 \%\) increase in throughput. Before, the autocorrelation cell would run at 6.25 KHz so the data would have time to travel through the broadcast tree before the next sample arrived.

If a general broadcast is not possible, broadcasting from one port to two ports would be an improvement. This type of broadcast allows the data to propagate through the broadcast tree and arrive at the auto cells at the same time. Again the auto cells could process data at over 10 KHz .

The difference between a two port broadcast and the general broadcast is the two port broadcast would have a longer delay between the arrival of the last sample of the frame and the arrival of the autocorrelation coefficients at the merge cell. This is because it takes time for the data to travel through the broadcast tree:

\subsection*{8.8.2.2 The I/ O Buffer}

Using an output queue to replace the output latch which is between the 8051 and the switch would simplify programming the 8051 in assembly language and decrease the execution time. The dtw cells spend \(32 \%\) of their total execution time waiting for the switch to read the output latch. Most of this wasted time would be eliminated by using a queue.

\subsection*{8.8.3. Number of Cells - 51}

Table 8.13 summarizes the number of cells used by each program in the parallel word recognition system. By using 51 cells, the 8051 based VLSI processor array is able to process speech in real time, sampling at 6.25 KHz , using 48 -bit coefficients per frame, and recognizing a 17 word vocabulary in 1 second. The demux/mux approach that was used by the LPC program could be used on the DTW program so that a 100 word vocabulary can be recognized in real-time if 5 copies of the DTW array \({ }^{*}\) were used in parallel. Such a system would use a total of \(51+5 * 15=126\) cells. The scores cell could be changed to collect the distance scores from all the DTW arrays.

The demux/mux approach could also be used to improve the throughput of the autocorrelation program, but a better approach would be to use a more powerful cell so the program could run faster.

\subsection*{8.8.4. Changing the Word Recognition System Parameters}

The following sections discuss the effects of altering the system parameters on the processing throughput.

\subsection*{8.8.4.1 Changing the LPC Frame Size}

Changing the LPC frame size will not change the number of cells used by the autocorrelation program or the throughput. Changing the frame size will only change how often the autocorrelation coefficients are output.

\subsection*{8.8.4.2. Changing the Number of LPC Coefficients}

Increasing the number of LPC coefficients will not change the execution time of the autocorrelation program, however the autocorrelation program would have to use more cells since it uses one cell per coefficient. Increasing the number of LPC coefficients will increase the execution time of the lpc cell.

\footnotetext{
*The DTW array consists of the repeat, seq, and all the even and odd cells.
}

Table 8.13 Number of cells used by the VLSI processor array parallel speech recognition system.
\begin{tabular}{|c|c|c|}
\hline Function & Type of Cells & Number of Cells \\
\hline Input & \multirow[t]{3}{*}{input} & \multirow[t]{2}{*}{\(1{ }^{1}\)} \\
\hline & & \\
\hline \multirow[t]{2}{*}{Filter} & & 1 \\
\hline & \multirow[t]{2}{*}{filter} & 1 \\
\hline \multirow[t]{4}{*}{Autocorrelation} & & 8.25 \\
\hline & auto & 8 \\
\hline & sink & 1 \\
\hline & merge & 7 \\
\hline \multirow[t]{4}{*}{LPC} & & \(\bigcirc 6\) \\
\hline & demux & 1 \\
\hline & \(l p c\) & 4 \\
\hline & mux & 1 \\
\hline \multirow[t]{2}{*}{Endpoint} & & - 1 \\
\hline & endpoint & 1 \\
\hline \multirow[t]{2}{*}{LTW} & & 1 \\
\hline & \(t t w\) & 1 \\
\hline \multirow[t]{5}{*}{DTW} & & 16 \\
\hline & repeal & 1 \\
\hline & seq & 1 \\
\hline & even
odd & 7 \\
\hline & scores & 1 \\
\hline Total & & 51 \\
\hline
\end{tabular}

More lpe cells may have to be added to process in real time, and the demux and mux cells will have to be changed to distribute the autocorrelation coefficients to more lpc cells.

\subsection*{8.8.4.3. Changing the Number of Frames per Utterance}

The proposed system assumed that \(I=40\) frames per utterance were output from the LTW and processed by the DTW program. As with the SIMD machine algorithms, the LTW and DTW execution times are proportional to I, so increasing I will increase the LTW and DTW processing times. Decreasing I, on the other hand, will shorten the LTW and DTW execution times.

If the LTW time is increased to greater than 500 ms , the demux/mux method used for the LPC program may have to be used to increase the throughput.

\subsection*{8.8.4.4. Changing the Vocabulary Size}

As with the SIMD machine, the DTW program is the only program whose execution time depends on the vocabulary size. Increasing the vocabulary size will require the replication of the cells used for the DTW array and using the demux/mux scheme that was used for the LPC program. The scores cell could be changed to collect the distance scores from each DTW array and find the minimum score.

\subsection*{8.8.5. Summary}

The VLSI processor array, as simulated by Poker, is not able to process telephone quality speech in real time. This inability to process speech in real time is not caused by the VLSI processor array architecture, but by the system that simulated it. The Poker system uses an 8-bit microprocessor in each cell. As Chapter 7 showed, a 16 -bit processor is more suited for speech processing since most intermediate speech data is \(\mathbf{1 6}\) bits.

Poker's inter-cell communications are handled by the switch which can poll a cell only once every \(12 \mu \mathrm{~s}\). This slow inter-cell communication rate
combined with a single input queue and an output latch required the 8051 to use up to \(30 \%\) of its processing time waiting on the switch. If circuit switched inter-cell communication is used, the time the processor uses to service the I/O queues would be reduced.

If the VLSI processor array uses a 16 -bit processor in each cell and has fast inter-cell communications, it should be able to recognize isolated words in real time.

\section*{9. CONNECTED WORD RECOGNITION}

The purpose of this work is to improve the man/machine interface through the use of speech recognition. The idea is that communication between man and machine will improve if the machine can communicate using man's common method of communication (spoken words) rather than have man use the machine's method (terminal). The previous chapters have discussed using an isolated word recognition system which allows the computer to recognize words spoken with short ( 100 ms ) pauses between them. Although isolated word recognition allows man to talk to a machine in a more natural manner, natural speech does not contain pauses between every word. Connected word recognition is an extension of isolated word recognition that allows several (typically less than six) words to be spoken together without pauses between them. An isolated word recognizer can be extended to recognize connected words by changing the DTW algorithm.' Section 9.1 describes a level building dynamic time warping algorithm for connected word recognition [MyRi81a]. Section 9.2 presents a parallel DTW algorithm for connected word recognition.

\subsection*{9.1. A Level Building Dynamic Time Warping Algorithm}

Myers and Rabiner have presented a thorough description of a general DTW algorithm for connected word recognition [MyRi81a,MyRi81b]. The algorithm presented here is from [MyRi81a]. We are given an unknown test pattern \(T(m)\) for \(1 \leq m \leq M\) where each \(T(m)\) is a frame of speech, and \(M\) is
the total number of frames in the pattern*. \(T(m)\) contains \(L\) utterances where \(1 \leq \mathrm{L} \leq \mathrm{L}_{\mathrm{MAX}}\). The purpose of the DTW is to find which known utterances \(R_{v}\) are contained in pattern \(T(m)\), where \(1 \leq v \leq V\) and \(V\) is the vocabulary size. This is done by making a "super" reference pattern \(\mathrm{R}^{s}\) by concatenating \(L\) reference patterns, i.e.,
\[
R^{s}=R_{q(1)} R_{q(2)} R_{q(3)} \cdots R_{q(L)}
\]
where \(\mathrm{q}(\mathrm{n})\) for \(1 \leq \mathrm{n} \leq \mathrm{L}_{\text {MAX }}\) selects which reference pattern to use in each position. The same DTW algorithm as used for isolated word recognition can then compare the test pattern \(T(m)\) to each of the super reference patterns \(R^{s}\) as shown in Figure 9.1.

This is a computationally intense operation since there are many super reference patterns. If \(\mathrm{V}=10\), and \(\mathrm{L}_{\mathrm{MAX}}=5\), there are 11,111 super patterns. Myers' solution is a level building approach. Figure 9.2 shows graphically the computations used for the non-level building approach. The vertical lines show the order in which the distances are computed. The computation starts at the bottom of the leftmost vertical line, and proceeds up the line. After the first line is complete, the next line starts at the bottom and continues up, and so on. The warping path is restricted to the trapezoidal shaped region so that the warping path does not try to compare the end of the super reference pattern to the beginning of the test pattern.

Figure 9.3 shows the level building approach. The computation is as before, moving up from the bottom following the vertical lines. The difference is that the computations are done in levels. The lowest row of heavy dots represents the first level. Figure \(\mathbf{9 . 2}\) follows the vertical lines up from the bottom comparing a given frame of \(T(m)\) to the first utterance in the super reference pattern, then the second utterance, and so on. Figure 9.3 starts at the bottom and compares a frame \(m=1\) of \(T(m)\) to the reference pattern \(R(n)_{v}\), but stops at the first level (row of dots). It records the accumulated distance and starts processing back at the bottom with frame \(T(m+1)\) and \(R(n)_{v}\). This continues until accumulated distance scores are found for all the dots on level one.

\footnotetext{
*Previous chapters called the unknown pattern an utterance. Here the unknown pattern may consist of many utterances.
}


Figure 9.1. Illustration of dynamic warping alignment between text pattern \(T\) and super reference pattern \(\mathrm{R}_{\mathrm{S}}\).

m

Figure 9.2. Graphical description of the computation order of non-level building algorithm.

m

Figure 9.3. Graphical description of the computation order of level building algorithm.

At this point, the next reference pattern, \(R(n)_{v+1}\), is compared to \(T(m)\) starting at \(m=1\). This continues until all references patterns, \(R_{v}\) for \(1 \leq \mathrm{v} \leq \mathrm{V}\), are compared to \(\mathrm{T}(\mathrm{m})\) starting at \(\mathrm{m}=1\). Each dot on Figure 9.3 has one accumulated distance score for each \(\mathbf{R}_{\mathbf{v}}\). The minimum distance for each dot is saved and used as initial conditions for the next level of DTWing.

The algorithm in Figure 9.4 outlines the level building process. Table 9.1 shows the translation from the symbols used in [MyRi81a] to those used in Figure 9.4. Line 1 sets the accumulated distance for frame zero of level zero to zero. Lines 2 and 3 set the accumulated distance for all other frames on level zero to infinity. Lines \(1-3\) constrain the starting endpoint to the start of the super reference and the start of the test reference. Lines 5 and 6 set the accumulated distance of frame zero to infinity on all levels. Line 8 repeats lines 9 27 for each possible number of utterances in the test pattern. Line 9 repeats lines \(10-18\) for each utterance in the vocabulary. Lines 11 and 12 copy the best accumulated distance scores from the previous level to be used as initial conditions on the current level. For \(1=1\), the previous level was set on lines 1-3 to allow only a path from the beginning of both the test and reference patterns. Lines 14-16 compute the accumulated distance in the same manner the isolated word DTW does. Line 14 selects which vertical line in Figure 9.3 to follow and line 15 selects the position on the line. Line 17 saves the accumulated distance at the locations with the dots in Figure 9.3. Lines 11-17 are repeated for each pattern in the vocabulary and the variable \(D T\) saves the accumulated distances for each pattern. Lines \(20-22\) initialize \(D T B\) and \(W\) to infinity for the current level. \(D T B\) is the minimum value of \(D T\) over all possible super reference patterns and \(W\) is the index of the minimum reference pattern. Then the shortest distance for each dot in Figure 9.3 is found by Lines 24-27. The best distances and the index of the word giving that distance are saved in \(D T B\) and \(W\) respectively. Lines \(9-27\) are repeated for each level. Lines 29-34 find the level with the smallest distance and set \(D\) to the distance.

Myers presents an algorithm with backtracking, so after finding \(D\) the reference patterns that composed the pattern can be found. Although backtracking is omitted here because it tends to obscure the function of the algorithm it could have been implemented on the BAC.
\[
\begin{aligned}
& \operatorname{DTB}(0,0)-0 ; \quad / * \text { Constrain starting point to } * / \\
& \text { FOR } \mathrm{m} \leftarrow 1 \text { TO M } \\
& \operatorname{DTB}(0, \mathrm{~m}) \leftarrow \infty ; \\
& \text { FOR } 1 \leftarrow 1 \text { TO MAX } \\
& \text { DB }(1,0) \leftarrow \infty \text {; } \\
& \text { /* dst frame of ref. pattern */ } \\
& \text { /* and dst frame of test part. */ } \\
& \begin{array}{ll}
\text { /* Accumulated distance scores }=\infty & * / \\
\text { /* on all levels } & * /
\end{array} \\
& \text { FOR ! } \leftarrow 1 \text { TO MAX } \\
& \text { FOR v } \leftarrow 1 \text { TO V } \\
& \text { /* For each level } \\
& \text { */ } \\
& \text { /* For each vocabulary word */ } \\
& \text { FOR m } \leftarrow 1 \text { TO M } \quad / * \text { Set initial conditions of */ } \\
& \mathrm{D}(\mathrm{~m}, 0)-\mathrm{DTB}(1-1, \mathrm{~m}) ; / * \text { current level to accumulated */ } \\
& \text { /* distances of previous level */ } \\
& \text { FOR } m \leftarrow 1 \text { TO } M \quad / * \text { Perform DTW as in isolated word system*/ } \\
& \text { FOR } \mathrm{n}-\mathrm{L}(1, \mathrm{~m}) \text { TO } \mathrm{U}(1, \mathrm{~m}) \\
& D(m, n) \leftarrow d(v, m, n)+\min \left[\begin{array}{c}
D(m-1, n-2)+2 d(v, m, n-1) \\
D(m-1, n-1)+d(v, m, n) \\
D(m-2, n-1)+2 d(v, m-1, n)
\end{array}\right] ; \\
& \mathrm{DT}(\mathrm{v}, \mathrm{~m}) \leftarrow \mathrm{D}(\mathrm{~m}, \mathrm{Nv}) ; \quad / * \text { Save accumulated distances for word*/ } \\
& \text { FOR } m \leftarrow 1 \text { TO M /* Find minimum accumulated distance for*/ } \\
& \text { DB }(1, \mathrm{~m})-\infty \text {; } \\
& \mathrm{W}(\mathrm{l}, \mathrm{~m}) \leftarrow \infty \text {; } \\
& \text { /* each dot. }
\end{aligned}
\]
33

Figure 9.4. Algorithm for serial level building DTW.

Table 9.1 Variable name translations for connected word algorithm.
\begin{tabular}{|c|c|c|}
\hline [MyRi81b] & Algorithm & Description \\
\hline T(m) & & Test pattern. \\
\hline M & & Length (in frames) of test pattern. \\
\hline \(\mathrm{R}_{\mathrm{v}}(\mathrm{n})\) & & Reference pattern \(v\). \\
\hline V & & Number of reference words. \\
\hline \(\mathrm{R}^{\mathrm{s}}\) & & Super reference pattern consisting of a sequence of concatenated rêference patterns. \\
\hline \(\mathrm{N}_{\mathrm{v}}\) & Nv & Length (in frames) of oth reference pattern. \\
\hline L & & Number of reference patterns in a string. \\
\hline D & D & Global distance between test pattern and super reverence pattern. \\
\hline \(\mathrm{D}_{1}(\mathrm{~m}, \mathrm{n})\) & D(m,n) & Accumulated distance to frame \(m\) of the test pattern, and frame \(n\) of the th reference of the super reference pattern. \\
\hline \(\tilde{D}_{1}^{v}(\mathrm{~m})\) & DT( \(\mathbf{v}, \mathrm{m}\) ) & Accumulated distance to frame \(m\) of the text pattern, and the last frame of the th reference of the super reference pattern for reference pattern \(v\). \\
\hline \(d_{1}(m, n)\) & \(d(v, m, n)\) & Local distance between the \(m\) th frame of the test pattern, and the \(n\)th frame of the th reference of the super reference pattern. \\
\hline \(\mathrm{L}_{1}(\mathrm{~m})\) & L( \(1, \mathrm{~m}\) ) & Modified lower boundary function for the th level. \\
\hline \(\mathrm{U}_{1}(\mathrm{M})\) & \(\mathrm{U}(1, \mathrm{~m})\) & Modified upper boundary function for the lth level. \\
\hline \(\mathrm{L}_{\text {MAX }}\) & LMAX & Maximum number of references in a super reference pattern. \\
\hline \(\mathrm{L}_{\text {M }}\) & LMIN & Minumum number of references in a super reference pattern. \\
\hline \(\tilde{D}_{1}{ }^{\text {B }}\) (m) & DTB( \(1, \mathrm{~m}\) ) & Minimum value of \(\tilde{D}_{l}(\mathrm{~m})\) over all possible super reference patterns of length \(l\). \\
\hline \(\mathrm{W}_{1}(\mathrm{M})\) & W(1,m) & The index \(v\), of the reference pattern \(R_{v}\), that gives \(\tilde{\mathrm{D}}_{1}^{\mathrm{B}}(\mathrm{m})\). \\
\hline
\end{tabular}

\subsection*{0.2. An SIMD Level Building DTW Algorithm}

The previous section presented a serial level building DTW algorithm. This section shows how it can be implemented on an SIMD machine.

The parallel level building DTW algorithm starts with the \(s\) erial \(p\) arallel (SP) algorithm discussed in section 6.4.1.1. The SP algorithm uses one PE for every utterance in the vocabulary. The unknown utterance is broadcast to all PEs and each PE executes a serial DTW program. Figure 9.5 shows the parallel version of Figure 9.4. Only a few changes are needed. The unknown pattern is broadcast to all PEs, and each PE does the level building warp similar to the serial program. After the accumulated distances are computed for each level, recursive doubling is used to find the minimum distance for each dot over all the vocabulary words. The minimum distance is stored in all PEs.

Line 9 of the serial algorithm is missing since all the vocabulary words are done in parallel. Lines \(24-27\) of Figure 9.4 are changed since the accumulated distances are spread across the PEs. Lines 24-36 of Figure 9.5 use recursive doubling to find the utterance with the smallest distance. The arrays \(D T B\) and \(W\) contain the same values in all PEs, therefore lines \(39-44\) for Figure 9.5 are the same as lines 32-37 of Figure 9.4.

Table 9.2 gives some computational comparisons between the serial and parallel level building DTW algorithms. The serial column is from [MyRi81a]*. \(\bar{N}\) is the average reference pattern length in frames and \(M\) is the frame length of the test pattern. \(\overline{\mathrm{N} M / 3}\) is the average number of distances at each level. This is shown by the the shaded area in Figure 9.2. Table 9.3 gives typical computational requirements for \(\mathrm{L}_{\mathrm{MAX}}=5, \mathrm{~V}=10, \mathrm{M}=120\), and \(\overline{\mathrm{N}}=35\).

\footnotetext{
*Table I-A on page 295.
}
```

DTB}(0,0)\leftarrow0\quad/*\mathrm{ Constrain starting point to first frame*/
FORm}\leftarrow1\mathrm{ TO M /* of test pattern and first frame of*/
DTB}(0,\textrm{m})\leftarrow\infty;\quad/* reference pattern.*/
FOR I - 1 TO LMAX % Accumulated distance scores = \infty*/
DTB}(1,0)\leftarrow\infty,/*\mathrm{ on all levels : */
FORI-1 TO LMAX /* For each level*/
/* ln all PEs*/
FOR m - TOM _ /* Set initial conditions for current*/
D(m,0)\leftarrowDTB(I-1,m); /* level to acc. dists. on previous*/
/* level.*/
FOR m \leftarrow1 TO M /* Perform DTW as in isolated word*/
FOR n L L(l,m) TO U(1,m) //* system.*/
D(m,n) -d(m,n)+min}[$$
\begin{array}{c}{D(m-1,n-2)+2d(m,n-1)}\\{D(m-1,n-1)+d(m,n)}\\{D(m-2,n-1)+2d(m-1,n)}\end{array}
$$]
DT}(\textrm{m})\leftarrow\textrm{D}(\textrm{m},\textrm{Nv});\quad/*\mathrm{ Save accumulated dist. for word v*/
FOR m + 1 TO M : /* Use recursive doubling to find*/
DTB}(\textrm{l},\textrm{m})\leftarrow\infty;\quad |* minimum dist. for each dot*/
W(l,m)}\leftarrow\infty
DT - DT(m); /* Store current frame's dist. in DT*/
v}\leftarrow\textrm{ADDR +1; , % /* and index in v*/
FOR i\leftarrow0 TO |log}
USE Cube(i);
TRANSFER DT to DT';
TRANSFER v to v';
WHERE DT' < DT
DT - DT'; /* Put smallest value in DT*/
v}\leftarrow\mp@subsup{\mathbf{v}}{}{\prime}\mathrm{ ;
ENDWHERE
DTM (1,m) \leftarrowDT; /* DT is the same in all PEs*/
W (1,m)\leftarrowv;
L}\leftarrow\infty
D}\leftarrow\infty
FOR 1 - LMIN TO LMAX
IF( DTB (l,M)< D ) /* level. Done serially in all*/
L\leftarrowl; /* PEs with the same data.*/
D \leftarrow-DTB(L;M);

```
/* Find smallest dist. for each*/
/* level. Done serially in all*/
/* PEs with the same data.*/


Figure 9.5. Algorithm for parallel level building DTW.

Table 9.2 Comparison of serial and parallel leveling building DTW algorithms.
\begin{tabular}{|l|cc|}
\hline & Serial & Parallel \\
\hline Number of Basic Time Warps & \(\mathrm{L}_{\text {MAX }} \mathrm{V}\) & \(\mathrm{L}_{\mathrm{MAX}}\) \\
Size of Time Warps & \(\overline{\mathrm{N} M / 3}\) & \(\overline{\mathrm{~N} M / 3}\) \\
Total Computations for Distances & \(\mathrm{L}_{\text {MAX }} \mathrm{V} \overline{\mathrm{N} M / 3}\) & \(\mathrm{~L}_{\text {MAX }} \overline{\mathrm{N}} M / 3\) \\
\hline
\end{tabular}

Table 9.3 Comparison of serial and parallel leveling building DTW algorithms. Counts are for \(\mathrm{L}_{\mathrm{MAX}}=5, \overline{\mathrm{~N}}=35, \mathrm{~V}=10\), and \(\mathrm{M}=120\).
\begin{tabular}{|l|cc|}
\hline & Serial & Parallel \\
\hline Number of Basic Time Warps & 50 & 5 \\
Size of Time Warps & 1,400 & 1,400 \\
Total Computations for Distances & 70,000 & 7,000 \\
\hline
\end{tabular}

\subsection*{9.3. A VLSI Processor Array DTW Algorithm}

The level building DTW algorithm can also be implemented on the BAC. Figure 9.6 gives the instructions that are executed by the array in Figure 6.21. The level building algorithm differs from the isolated word DTW in that the infinity vectors that separated utterances are used differently. Previously, all elements of the infinity vectors were infinity values. Now the second and third elements of the infinity vectors instruct the cell how to initialize its variables. The algorithm works as follows. An infinity vector enters the top and bottom of the array before any data is entered. The second element of the \(a\) vector (a[1]) is set to NEWUNKNOWN. This instructs the cells to set ginit, \(g\), and \(g \min\) to infinity. ginit is the initial value of \(g\) on the current level, gmin is the minimum accumulated value of \(g\) for the current level, and \(g\) is as before, the current accumulated distance. The third element of \(a(a[2])\) is an index telling which known utterance is being entered.

The known and unknown utterances enter as before, with the unknown utterances entering the bottom of the array one frame at a time and the known utterances entering the top of the array. The infinity vector that follows the known utterance has the second element set to NEWWORD, which instructs the cell to compare the current \(g\) value to the minimum \(g\) value of all the utterances which have been processed since the last NEWUNKNOWN value. If \(g\) is smaller than the previous \(g\) 's, its value is assigned to \(g m i n\), the index of the current utterance is saved in minindex, and \(g\) is assigned the initial value for the current level, ginit. After the infinity vector has propagated from the top to the bottom cell, a new known/unknown pair is started through the cells. Between levels, the second element of the infinity vector is set to NEWLEVEL which instructs the cell to set the initial value for the new level to the minimum value of the previous level, and set gmin to infinity.

Some observations about this approach are:
1) all the ever (odd) cells are not executing the same code since those cells processing infinity values must execute extra instructions, and
2) one pair of known/unknown utterances must pass completely through the BAC before the next pair can enter. The original BAC allowed pairs of utterances to be separated by a single infinity vector, thus overlapping the computations and eliminating the initialization time.

Even numbered cells
Group A
a vector down
b vector up
if \(a[1]=\) NEWUNKNOWN
ginit \(\leftarrow \infty\)
\(g \leftarrow \infty\)
\(g \min \leftarrow \infty\)
index \(=\mathrm{a}[2]\)
if a[1] = NEWWORD
if(g \(<\mathrm{gmin}\) )
\(g\) min -g
\(\mathrm{g} \leftarrow\) ginit minindex \(\leftarrow\) index
if \(a[1]=\) NEWLEVEL
ginit \(\leftarrow\) gmin
\(g\) min \(-\infty\)
index \(\leftarrow \mathbf{a} \mid 2]\)
\(g \leftarrow\) ginit
compute d
DTtop \(\leftarrow d\)
DTbot \(\leftarrow d\)
\(g \leftarrow d+\min \left[\begin{array}{c}g . \text { bot.old }+2 d . \text { bot } \\ g+d \\ g . t o p . o l d \\ +2 d . t o p\end{array}\right]\)
g.top.old + g.top
g. bot.old \(\leftarrow \mathrm{g}\).bot
g.top \(\leftarrow\) DTtop
g bot - DTbot
d.bot \(\leftarrow\) DTbot
d.top - DTtop

DTtop \(\leftarrow \mathrm{g}\)
DTbot \(\leftarrow \mathrm{g}\)

Odd numbered cells Group B
a vector down
b vector up
if \(\mathrm{a}[1]=\) NEWUNKNOWN
ginit \(\leftarrow \infty\)
\(\mathrm{g}+\infty\)
\(g\) min \(\leftarrow \infty\)
index \(=\mathrm{a}[2]\)
if \(\mathrm{a}[1]=\) NEWWORD
if(g<gmin)
\(g\) min \(-g\)
\(g \leftarrow\) ginit
minindex - index
if a 11\(]=\) NEWLEVEL
ginit \(\leftarrow \mathrm{gmin}\)
\(g\) min \(\leftarrow \infty\)
index \(\leftarrow a[2]\)
\(g \leftarrow\) ginit
compute d
d.bot \(\leftarrow\) DTbot
d.top \(\leftarrow\) DTtop
\(g-d+\min \left[\begin{array}{c}g . b o t+2 d . b o t \\ g+d \\ g . t o p+2 d . t o p\end{array}\right]\)

DTbot \(\leftarrow \mathrm{g}\)
DTtop - g
DTtop -d
DTbot \(\leftarrow \mathrm{d}\)
g.bot - DTbot
g.top - DTtop

Figure 9.6. Instructions executed during one loop of the BAC algorithm for I odd. (Exchange columns for 1 even).

Although the level building DTW can be implemented on the BAC, it is not a "clean" implementation in that cells executing the same code are not executing synchronously as before, and the data flow must be disrupted between each utterance to initialize various variables.

\subsection*{9.4. Sumarmary}

This chapter has presented two parallel algorithms for a level building dynamic time warp: one for the SIMD machine and the other for the VLSI processor array. The SIMD machine used one PE per vocabulary word and required only a few simple changes to the serial level building DTW algorithm. The VLSI processor array algorithm required only simple changes to the code executed in each cell, however the changes contained conditional branches which caused the cell taking the branch to be unsynchronized with the other cells. Also, the pipeline between cells must be reinitialized between utterances, therefore disrupting the data flow.

The HSAC [BAW81,BAW84] cannot implement the level building DTW since the HSAC has all cells in a diagonal executing the same instructions and it is not possible to instruct individual cells to save their accumulated distances.

The SIMD machine is well suited for performing the level building DTW since it requires few changes from the isolated word DTW, and the changes that are made do not alter the time needed to perform a basic time warp.

\section*{10. CONCLUSIONS}

In this thesis, parallel algorithms for isolated word recognition were written for an VLSI processor array and an SIMD machine. These algorithms were simulated to determine if real-time execution was achievable and to obtain detailed measurements on the ways in which the architecture features were used. The simulations were run using parameters that a typical speech recognition system would use. The SIMD simulations showed that an SIMD machine with a MC68000 microprocessor in the CU and each PE could run in real time using 100 PEs. The VLSI processor array simulations showed that a processor array using Intel 8051s, in each cell, could not process speech data in real time. This inability to process fast enough was attributed to the 8 -bit 8051 and the slow inter-cell communication, and not the parallel architecture model.

It is not meaningful to compare the execution times of an algorithm implemented on both parallel architectures since the SIMD machine uses a 16 -bit microprocessor with an 8 MHz clock rate, and the VLSI processor array used an 8 -bit microprocessor with a 12 MHz clock rate. Any such comparison will show that the 16 -bit processor is better for speech processing than an 8 -bit processor.

Desirable features for the SIMD machine architecture for real-time speech recognition are:
1) The processor should operate on 16 -bit signed fixed-point data, have at least 18 data registers, and at least 2 K bytes of general purpose memory in the CU and 512 bytes in each PE.
2) The interconnection network should implement the Cube and Shift \(\pm\) 1) interconnection functions and have a data path from PEO to the CU.
3) All PE masking operations can be performed using data conditional masks; however, many of the masks can be computed at compile time and executed as general PE masks.
4) If 100 PEs are used, the time to compare the input utterance to 1,000 known utterances will be less than 500 ms . Also, many of the speech system parameters can be changed and 100 PEs will still be able to process speech in real time.
Desirable features for a VLSI processor array for real-time speech processing are:
1) The processor should operate on 16 -bit signed fixed point data and have at least 2 K bytes of general purpose memory. The internal RAM of the 8051 is also a desirable feature since it can be used as if it were many fast general purpose registers.
2) The inter-cell communication must include a broadcast capability, and each cell should have both an input and output buffer between it and the other cells.
3) The speech recognition system needs at least 51 cells. Fewer cells could be used if the architecture supports broadcasting.
One comparison that can be made, however, is to compare the SIMD DTW program to the HSAC [BAW84]. The HSAC can produce a DTW comparison once every \(40 \mu\) for a throughput of 25,000 matches per second using a full array of 400 processors. An 8 by 16 reduced array of PEs can compute 5,000 matches per second. The SP DTW program, using 128 PEs, can compute 1,664 matches per second which is about \(1 / 3\) the rate of the reduced array HSAC. These figures show that the dedicated processors of the HSAC are able to compare utterances faster than the SIMD machine. However, the SIMD machine is more flexible in that it can perform a level building DTW for connected speech recognition and the HSAC cannot.

The work in this thesis could be extended by considering the following problems.
1) Simulate the cells of the VLSI processor array as if they were a digital signal processing chip instead of the 8051 microprocessor. The TMS32010 [TI83] digital signal processor can perform a 16 by 16 -bit multiply in 200 ns and a 32 -bit addition in 200 ns. Such performance is more than sufficient for speech processing and should improve the VLSI processor array throughput.
2) Simulate different inter-cell communications on the VLSI processor array.

Simulating circuit switched and packet switched communications with 1 , 8 , and 16 bit wide data paths would indicate which method is best suited for speech processing.
3) Simulate an instruction queue between the CU and PEs in the SIMD machine. Previous work has shown a \(50 \%\) improvement in execution times for image processing [SiKu82]. Such simulations will show if speech processing can yield the same improvements.
4) Write algorithms for continuous speech recognition and simulate them. Continuous speech recognition is more time consuming than isolated word recognition and a powerful parallel processor might be able to recognize continuous speech in real time.

In summary, this thesis has shown that parallel processing is useful for real-time speech recognition. Through simulations, it demonstrated that both the SIMD machine and the VLSI processor array could implement an isolated word recognition system.

LIST OF REFERENCES

\section*{LIST OF REFERENCES}
[AHU74] Alfred V. Aho, John E. Hopcroft, and Jeffery D. Ullman, The Design and Analysis of Computer Algorithms, Addison-Wesley, Reading, Mass, 1974.
[ASV79] A. V. Ashajayanthi, S. Rajaram, and N. Viswanadham, "A Parallel Processor for Real-Time Speech Signal Processing," 1979 IEEE International Conference on Acoustics, Speech, and Signal Processing, April 1979, pp. 868-871.
[AtHa71] Bishnu. S. Atal and Susan L. Hanauer, "Speech Analysis and Synthesis by Linear Prediction of the Speech Wave," Journal of the Acoustical Society of America, Vol. 50, August 1971, pp. 637-655.
[Ba79] Kenneth Batcher, "MPP - a Massively Parallel Processor," 1979 Irternational Conference on Parallel Processing, August 1979, pp. 249.
[BaLu81] George H. Barnes and Stephen F. Lundstrom, "Design and Validation of a Connected Network for Many-Processor Multiprocessor Systems," Computer, Vol. 14, No. 12, December 1981, pp. 31-41.
[Barn68] George H. Barnes, "The Illiac IV Computer," IEEE Transactions on Computers, Vol. C-17, August 1968, pp. 746-757.
[BAW81] David J. Burr, Bryan D. Ackland, and Neil Weste, "A High Speed Array Computer for Dynamic Time Warping," Proceedings of 1981 the IEEE Acoustics, Speech, and Signal Processing, April 1981, pp. 471-474.
[BAW84] David J. Burr, Bryan D. Ackland, and Neil Weste, "Array Configurations for Dynamic Time Warping," IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. ASSP-23, No. 1, February 1984, pp. 119-128.
[BBGI80] Jeffrey A. Barnett, Morton I. Bernstein, Richard A. Gillmann, and Iris M. Kameny, "The SDC Speech Understanding System," in Trends in Speech Recognition, Prentice-Hall Inc, Englewood Cliffs, NJ 07632, 1980, pp. 272-293.
[BBN76] William Woods et. al., "Speech Understanding Systems, Final Technical Progress Report," No. 3438, Bolt Beranek and Newman Inc., October 1976.
[Bouk72] W. J. Bouknight, Stewart A. Denenberg, David E. McIntyre, J. M. Randall, Amed H. Sameh, and Daniel L. Slotnick, "The Illiac System," Proceedings of the IEEE, Vol. 60, No., 4, April 1972, pp. 369-388.
[BrSi82] Edward C. Bronson and Leah Jameison Siegel, "A Parallel Architecture for Acoustic Processing in Speech Understanding," Proceedings of the 1982 International Conference on Parallel Processing, Bellaire, Michigan, August, 1982, pp. 307-311.
[ClSi83] Carolyn Cline and Howard Jay Siegel, "Extension of ADA for SIMD Parallel Processing," The IEEE Computer Society's Seventh International Computer Software and Applications Conference, November 1983, pp. 366-372.
[Cran72] B. A. Crane, "PEPE Computer Architecture," IEEE Computer Society Conference, September 1972, pp. 57-60,
[Dec] Digital Equipment Corporation, Macro-11 Assembler, Publication number DEC-11-DMACA-A-D.
[Dodd81] George R. Doddington and Thomas B. Schalk, "Speech Recognition: Turning Theory to Practice," IEEE Spectrum, Vol. 18, No. 9, September 1981.
[Field] J. Timothy Field, Alejandro A. Kapauan, and Lawrence Snyder, "Pringle: A Parallel Processor to Emulate CHiP Computers," Purdue University Department of Computer Science, CSD-TR-443.
[Flyn66] Michael J. Flynn, "Very High-Speed Computing Systems," Proceedings of the IEEE, Vol. 54, No. 12, December 1966, pp. 1901-1909.
[Hodg80] C. J. M. Hodges, Thomas P. Barnwell, and Daniel McWhorter, "The Implementation of an All Digital Speech Synthesizer Using a Multimicroprocessor Architecture,' IEEE International Conference on Acoustics, Speech, and Signal Processing, April 9-11, 1980, pp. 855-858.
[Intel] Intel Corporation, "Intel MCS-51(tm) Family of Single Chip Microcomputers Users's Manual," Part Number 121517-001, July 1981.
[Itak75] Fumitada Itakura, "Minimum Prediction Residual Principle Applied to Speech Recognition," IEEE Transactions Acoustics,

Speech, and Signal Processing, Vol. ASSP-23, No. 1, February 1975.
[JeWi74] Kathleen Jensen and Niklaus Wirth, Pascal User Manual and Report, second edition, Springer-Verlag, New York, NY, 1974.
[KeRi78] Brian W. Kernighan and Dennis M. Ritchie, The C Programming Language, Prentice-Hall, Inc., Englewood Cliffs, New Jersey 07632, 1978.
[KoSt73] Peter M. Kogge and Harold S. Stone, "A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations," IEEE Transactions on Computers, Vol. C-22, No. 8, August 1973, pp. 786-793.
[Ku84] James T. Kuehn, internal correspondence.
[Kuck77] David J. Kuck, "A Survey of Parallel Machine Organization and Programming," Computing Surveys, Vol. 9 , No. 1, March 1977, pp. 29-59.
[KuLe] H. T. Kung and Charles E. Leiserson, "Algorithms for VLSI Processing Arrays," in Introduction to VLSI Systems, edited by Carver Mead and Lynn Conway, Addison-Wesley, Reading, MA, 1980, pp. 271-294.
[Kung80] H. T. Kung, "The Structure of Parallel Algorithms," in Advances in Computers, Vol. 19, edited by Marshall C. Yovits, Academic Press, New York, NY, 1980.
[LeLi81] Stephen E. Levinson and Mark Y. Liberman, "Speech Recognition by Computer," Scientific American, April 1981, pp. 64-76.
[LMMB83] Menahem Lowy, Hy Murveit, David M. Mintz, Robert W. Broderson; "An Architecture for a Speech Recognition System," IEEE 1983 International Solid State Circuits Conference, Vol. 26, February 1983, pp. 118-119.
[LRRW81] Lori F. Lamel, Lawrence R. Rabiner, Arron E. Rosenberg, and Jay G. Wilpon, "An Improved Endpoint Detector for Isolated Word Recognition," IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. ASSP-29, No. 4, August 1981, pp. 777-785.
[MaGr74] John D. Markel and Augustine H. Gray, "Fixed-Point Truncation Arithmetic Implementation of a Linear Prediction Autocorrelation Vocoder," IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. ASSP-22, No. 4, August 1974, pp 273-282.
[MaGy76] John D. Markel, Augustine H. Gray, Jr., "Linear Prediction of Speech", Springer-Verlag, New York, NY, 1976.
[Makh75] John Makhoul, "Linear Prediction: A Tutorial Review," Proceedings of the IEEE, Vol. 63, No. 4, April 1975, pp. 561-580.
[Mot79] Motorola Semiconductor, MC68000 16-bit Microprocessor User's Manual, Motorola IC Division, Austin, TX, 1979.
[MRR80] Cory Myers, Lawrence R. Rabiner, and Aaron E. Rosenberg, "Performance Tradeoffs in Dynamic Time Warping Algorithms for Isolated Word Recognition," IEEE Transäctions Acoustics, Speech, and Signal Processing, Vol. ASSP-28, No. 6, December 1980, pp. 623-635.
[MSS80] Philip T. Mueller, Jr., Leah J. Siegel, and Howard Jay Siegel, "Parallel Algorithms for the Two-Dimensional FFT," 5th International Conference on Pattern Recognition, December 1980, pp. 497-502.
[Myer80] Cory S. Myers, "A Comparative Study of Several Dynamic Time Warping Algorithms for Speech Recognition," Masters Thesis, Massachusetts Institute of Technology, February 1980.
[MyRa81a] Cory S. Myers and Lawrence R. Rabiner, "A Level Building Dynamic Time Warping Algorithm for Connected Word Recognition," IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. ASSP-29, No. 2, April 1981, pp. 284-297.
[MyRa81b] Cory S. Myers and Lawrence R. Rabiner, "Connected Digit Recognition Using a Level-Building DTW Algorithm," IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. ASSP-29, No. 3, June 1981, pp. 351-363.
[Noll67] A. N. Noll, "Cepstrum Pitch Determination," Journal of the Acoustic Society of America, Vol. 41, February 1967, pp. 293-309.
[OpSc75] Alan V. Oppenheim and Ronald W. Schafer, Digital Signal Processing, Prentice-Hall, Englewood Cliffs, NJ, 1975.
[Pe77] Marshall C. Pease, "The Indirect Binary N-cube Microprocessor Array," IEEE Transactions on Computers, Vol. C-26, No. 5, May 1977, pp. 458-573.
[RaGo75] Lawrence R. Rabiner and Ben Gold, Theory and Application of Digital Signal Processing, Prentice-Hall, Englewood Cliffs, NJ, 1975.
[RaSa75] Lawrence R. Rabiner and Marvin R. Sambur, "An Algorithm for Determining the Endpoints of Isolated Utterances," Bell System Technical Journal, Vol. 54, No. 2, February 1975.
[RaSc78] Lawrence R. Rabiner and Ronald W. Schafer, Digital Processing of Speech Signals, Prentice-Hall, Englewood Cliffs, NJ, 1978.
[RLRW79] Lawrence R. Rabiner, Stephen E. Levinson, Aaron E. Rosenberg, and Jay G. Wilpon, "Speaker-Independent Recognition of Isolated Words Using Clustering Techniques," IEEE Transactions Acoustics, Speech, and Signal Processing, Vol. ASSP-27, No. 4, August 1979, pp. 336-349.
[SaCh71] Hiroaki Sakoe and Seibi Chiba, "Dynamic Programming Algorithm Optimization for Spoken Word Recognition," IEEE Transactions Acoustics, Speech, and Signal Processing, Vol. ASSP-26, No. 1, Februạry 1978, pp. 43-49.
[Sakoe79] Hiroaki Sakoe, "Two-Level DP-Matching - A Dynamic Programming-Based Pattern Matching Algorithm for Connected Word Recognition," IEEE Transactions Acoustics, Speech, and Signal Processing, Vol. ASSP-27, No. 6, December 1979, pp. 588595.
[Saf82] Robert J. Safranek, "Speech Processing on SIMD Computers" Master of Science Thesis, Purdue University, School of Electrical Engineering, August 1982.
[SBK77] Herbert Sullivan, T. R. Bashkow, and David Klappholz, "A Large Scale Homogeneous, Fully Distributed Parallel Machine," \&th Symposium on Computer Architecture, March 1977, pp. 105-124.
[Si77] Howard Jay Siegel, "Analysis Techniques for SIMD Machine Interconnection Networks and the Effects of Processor Address Masks," IEEE Transactions on Computers, Vol. C-26, No. 2, February 1977, pp. 153-161.
[Si79] Howard Jay Siegel, "Interconnection Networks for SIMD Machines," Computer, Vol. 12, June 1979, pp. 57-65.
[Si80a] Leah J. Siegel, "Parallel Processing Algorithms for Linear Predictive Coding," IEEE International Conference on Acoustics, Speech, and Signal Processing, April 1980, pp. 960-963.
[Si80b] Leah J. Siegel, Howard Jay Siegel, Robert J. Safranek, and Mark A. Yoder, "SIMD Algorithms to Perform Linear Predictive Coding for Speech Processing Applications," 1980 International Conference on Parallel Processing, August, 1980, pp. 193-196.
[Si81] Leah J. Siegel, "Using SIMD Machines for Speech Analysis," 14th Annual Hawaii International Conference on System Sciences, January, 1981, Vol. 1, pp. 309-318.
[Sieg81a] Howard Jay Siegel, Leah J. Siegel, Frederick Kemmerer, Philip T. Mueller, Jr., Harold E. Smalley, Jr., and S. Diane Smith, "PASM: a Partitionable Multimicrocomputer SIMD/MIMD System for Image Processing and Pattern Recognition," IEEE Transactions on Computers, Vol. C-30, No. 12, December 1981, pp. 934-947.
[Sieg81b] Leah J. Siegel et al., "Parallel Image Processing/Feature Extraction Algorithms and Architecture Emulation: Interim Report for Fiscal 1981," Technical Report, TR-EE-81-35, School of Electrical Engineering, Purdue University, West Lafayette, Indiana 47907.
[SiKu82] Howard Jay Siegel and James T. Kuehn, "Design and Simulation of a Multimicroprocessor System for Mapping Applications," Technical Report, TR-EE-83-18, School of Electrical Engineering, Purdue University, West Lafayette, Indiana 47907, December 1984.
[SiMc81a] Howard Jay Siegel and Robert J. McMillen, "Using the Augmented Data Manipulator Network in PASM," Computer, Vol. 14, No. 2, February 1981, pp. 25-33.
[SiMc81b] Howard Jay Siegel and Robert J. McMillen, "The Multistage Cube: A Versatile Interconnection Network," Computer, Vol. 14, No. 12, December 1981, pp. 65-76.
[SiMu78] Howard Jay Siegel and Philip T. Mueller, Jr., "The Organization and Language Design of Microprocessors for an SIMD/MIMD System," 2nd Rocky Mountain Symposium on Microcomputers, August 1978, pp. 311-340.
[SMS79] Leah J. Siegel, Philip T. Mueller, and Howard Jay Siegel, "FFT Algorithms for SIMD Machines," Seventeenth Annual Allerton Conference on Communication, Control, and Computing, October 1979, pp. 1006-1015.
[Snyder82a] Lawrence Snyder, "Introduction to the Configurable, Highly Parallel Computer," Computer Vol. 15, No. 1, January 1982, pp 47-56.
[Snyder82b] Lawrence Snyder, "The Poker (1.0) Programmers Guide," Technical Report CSD-TR-434, Computer Science Department, Purdue University, West Lafayette, IN 47907, December 1982.
[Snyder83] Lawrence Snyder, "Introduction to the Poker Parallel Programming Environment," 1983 International Conference on Parallel Processing, August 1983, pp 289-292.
[Sond68] Man Mohan Sondĥi, "New Methods of Pitch Extraction," IEEE Transactions on Audio Electroacoustics, Vol. AU-16, No. 3, June 1968, pp. 262-266.
[Ston80] Harold S. Stone, "Parallel Computers," in Introduction to Computer Architecture, 2nd edition, edited by Harold S. Stone, Science Research Associates, Inc., Chicago, IL, 1980, pp. 362-425.
[Thre] Threshold Technology, Inc., Delran, NJ.
[TI83] "TMS32010 Digital Signal Processor," Texas Instruments, Dallas, Texas 75265, May 1983.
[ToGu81] H-m. D. Toong and A. Gupta, "An Architectural Comparison of Contemporary 16 -bit Microprocessors," IEEE Micro, Vol. 1, May 1981, pp. 26-37.
[Verb] Verbex Corp., Bedford, Mass.
[WBA83] Neil Weste, David J. Burr, and Bryan D. Ackland, "Dynamic Time Warp Pattern Matching Using an Integrated Multiprocessing Array," IEEE Transactions on Computers, Vol. C-32, No. 8, August 1983, pp 731-744.
[YoSi81] Mark A. Yoder and Leah J. Siegel, "Systolic and SIMD Algorithms for Digital Filtering," Proceeding of the Nineteenth Annual Allerton Conference on Communication, Control, and Computing, October 1981, pp. 880-889.
[YoSi82] Mark A. Yoder and Leah J. Siegel, "Dynamic Time Warping Algorithms for SIMD Machines and VLSI Processor Arrays," IEEE International Conference on Acoustics, Speech, and Signal Processing, May 1982, pp. 1274-1277.

\section*{APPENDICES}

APPENDIX A: SIMD Machine Assembly Language Programs
\begin{tabular}{|c|c|}
\hline Mode & Generation \\
\hline Register Direct Addressing Data Register Direct Address Register Direct & \[
\begin{aligned}
& E A=D n \\
& E A=A n
\end{aligned}
\] \\
\hline Absolute Data Addressing Absolute Short Absolute Long & \[
\begin{aligned}
E A & =(\text { Next Word }) \\
E A & =\text { (Next Two Words) }
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Program Counter Relative Addressing \\
Relative with Offset \\
Relative with Index and Offset
\end{tabular} & \[
\begin{aligned}
& E A=(P C)+d_{16} \\
& E A=(P C)+(X n)+d_{B}
\end{aligned}
\] \\
\hline Register Indirect Addressing Register Indirect Postincrement Register Indirect Predecrement Register indirect Register Indirect With Offset Indexed Register Indirect With Offset & \[
\begin{aligned}
& E A=(A n) \\
& E A=(A n), A n-A n+N \\
& A n-A n-N, E A=(A n) \\
& E A=(A n)+d_{16} \\
& E A=(A n)+\left(X_{n}\right)+d_{8}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Immediate Data Addressing Immediate \\
Quick Immediate
\end{tabular} & DATA \(=\) Next Word(s) Inherent Data \\
\hline Implied Addressing Implied Register & \(E A=S R, U S P, S P, P C\) \\
\hline
\end{tabular}

\section*{NOTES:}
\(E A=E f f e c t i v e\) Address
\(\mathrm{d}_{\mathrm{s}}=\) Eight-bit Offset (displacement)
An \(=\) Address Register
\(d_{16}=\) Sixteen-bit Offset (displacement)
Dn = Data Register
\(\mathrm{N}=1\) for Byte, 2 for Words and 4 for Long Words
\(X_{n}=\) Address or Data Register used as Index Register
SR = Status Register
PC = Program Counter
( ) = Contents of
- = Replaces
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Description } \\
\hline SBCD & Subtract Decimal with Extend \\
Scc & Set Conditional \\
STOP & Stop \\
SUB & Subtract \\
SWAP & Swap Data Register Halves \\
\hline TAS & Test and Set Operand \\
TRAP & Trap \\
TRAPV & Trap on Overflow \\
TST & Test \\
\hline UNLK & Unlink \\
\hline
\end{tabular}

Figure A. 1 MC68000 instruction set. (From [Mot79])
\begin{tabular}{|c|c|}
\hline Mnemonic & Description \\
\hline \[
\begin{aligned}
& \text { ABCD } \\
& \text { ADD } \\
& \text { AND } \\
& \text { ASL } \\
& \text { ASR }
\end{aligned}
\] & \begin{tabular}{l}
Add Decimal with Extend \\
Add \\
Logical And \\
Arithmetic Shift Left \\
Arithmetic Shift Right
\end{tabular} \\
\hline \(B_{\mathrm{cc}}\) BCHG BCLR BRA BSET BSR BTST & Branch Conditionally Bit Test and Change Bit Test and Clear Branch Always Bit Test and Set Branch to Subroutine Bit Test \\
\hline CHK CLR CMP & Check Register Against Bounds Clear Operand Compare \\
\hline DBcc DIVS DIVU & Test Cond., Decrement and Branch Signed Divide Unsigned Divide \\
\hline \[
\begin{aligned}
& \text { EOR } \\
& \text { EXG } \\
& \text { EXT }
\end{aligned}
\] & Exclusive Or Exchange Registers Sign Extend \\
\hline \[
\begin{aligned}
& \text { JMP } \\
& \text { JSR }
\end{aligned}
\] & Jump Jump to Subroutine \\
\hline \begin{tabular}{l}
LEA \\
LINK \\
LSL \\
LSR
\end{tabular} & Load Effective Address Link Stack Logical Shift Left Logical Shift Right \\
\hline MOVE MOVEM MOVEP MULS MULU & \begin{tabular}{l}
Move \\
Move Multiple Registers \\
Move Peripheral Data \\
Signed Multiply \\
Unsigned Multiply
\end{tabular} \\
\hline NBCD NEG NOP NOT & Negate Decimal with Extend Negate No Operation One's Complement \\
\hline OR & Logical Or \\
\hline PEA & Push Effective Address \\
\hline RESET
ROL
ROR
ROXL
ROXR
RTE
RTR
RTS & Reset External Devices Rotate Left without Extend Rotate Right without Extend Rotate Left with Extend Rotate Right with Extend Return from Exception Return and Restore Return from Subroutine \\
\hline
\end{tabular}

Figure A. 1 (Continued)
; \(\quad\) Fixed addresses in CU space
\begin{tabular}{lll} 
MASKCTL & \(=\) & \(0 \times 404\) \\
FROMPEO masking operations unit control port
\end{tabular}
; The following are standard definitions for the
; PE transfer registers.
\begin{tabular}{|c|c|}
\hline DTRDEST & 0x400 ; PE address where data is transfered to \\
\hline DTRIN & 0x402 ; Data transfer in from interconnection network \\
\hline DTROUT & 0x404 ; Data transfer out of network \\
\hline TOCU & Ox40c ; Data path to CU from PE0 \\
\hline \#define NetworkDelay (x) & p_mov.l0,0 \\
\hline
\end{tabular}
; The following are standard definitions for the
; PE condition code registers.
\begin{tabular}{lll} 
PECCR \(=\) & 0x408 & ; Condition codes register \((S R)\), size W, write only \\
PECCS \(=\) & 0x40a & ; Condition codes select register, size, B, write only
\end{tabular}
; The following are control words for the masking operations unit
; See [SiKu82] for more details.


The following are control word for the condition codes select register
; From page \(\dot{\mathrm{A}}-3\) of the 68000 Assembly Language Programming Manual


Figure A. 2 Contents of simd.h, the file describing the device locations in the address space.
\begin{tabular}{|c|c|c|c|}
\hline MI & \(=\) & 0xb & ; Minus \\
\hline GE & \(=\) & 0xc & ; Greater than or equal \\
\hline LT & \(=\) & 0xd & ; Less than \\
\hline GT & \(=\) & 0xe & ; Greater than \\
\hline LE & \(=\) & 0xf & ; Less than or equal \\
\hline
\end{tabular}
; Macro definitions for inter PE communications
; These deinitions assume d0 is ayailable for use,
; and d7 contains WHOAMI.
; In Transfer_l(in,out), in and out must be different \(D\) registers.
; : In Broadcast, in must be a register
\#define Broadcast(in,out)
\[
\begin{array}{ll}
\text { c_mov.w } & \text { in,. +6.w } \\
\text { p_mov.w } & \# 0, \text { out }
\end{array}
\]
\#define Transfer_w(in,out)
p_mov.w in,DTRIN.w
NetworkDelay (0)
p_mov.w \(\quad\) DTROUT.w,out
p_mov.w DTROUT.w,out

\#define Transfer_ll(in)
\begin{tabular}{|c|c|c|}
\hline & \(\% 1\) & \\
\hline p_mov.w & in, DTRIN, w & \(\% 1\) \\
\hline \multicolumn{2}{|l|}{NetworkDelay (0)} & \(\% 1\) \\
\hline p_mov.w & DTROUT.w,in & \(\% 1\) \\
\hline P_swap & in & \(\% 1\) \\
\hline p_mov.w & in, DTRIN.w & \(\%\) \\
\hline \multicolumn{2}{|l|}{NetworkDelay (0)} & \(\% 1\) \\
\hline p_mov.w & DTROUT.w,in & \(\% 1\) \\
\hline p_swap & in & \\
\hline
\end{tabular}
\#define Shift( x )
\begin{tabular}{lll} 
p_moy.w & d7,d0 & \(\%\) \\
p_add.w & \(x, d 0\) & \(\%\) \\
p_mov.w & d0,DTRDEST.w &
\end{tabular}

Figure A. 2 (Continued)


Figure A. 2 (Continued)
\begin{tabular}{|c|c|c|}
\hline & \multicolumn{2}{|l|}{Definitions for main routine} \\
\hline STACK & \(=\quad 0 \times 1000\) & ; Put the stack at the top of memory \\
\hline & \multicolumn{2}{|l|}{Definitions for autocorrelation} \\
\hline autocoef & \(=9\) & \\
\hline ; \(\quad\) \% & \multicolumn{2}{|l|}{Definitions for endpoint} \\
\hline lothresh & \(=0 \times 100\) & \\
\hline hithresh & \(=\quad 0 \times 200\) & \\
\hline ; \(\quad\) - & \multicolumn{2}{|l|}{Definitions for lpe} \\
\hline p & \multicolumn{2}{|l|}{\(=8\)} \\
\hline & \multicolumn{2}{|l|}{Definitions for ltw} \\
\hline MAXFRAMES & \(=80\) & \\
\hline ; & \multicolumn{2}{|l|}{Definitions for dtw} \\
\hline inf & \(=0 \times 4000\) & ; Infinity \\
\hline I & \(=\quad 40\) & ; Number of frames in utterance \\
\hline & \(=6\) & ; Width of warping path \(\mathrm{N}=2 \mathrm{r}+1\) \\
\hline VOCABSIZE & \(=10\) & ; Number of utterances in the vocabulary \\
\hline
\end{tabular}

Figure A. 3 Contents of defs.h, the definition file.


    p_bss
oldvalue: \(=.+2 \quad ;\) Holds sample \(\mathrm{N}-1\) for next time
    globl filter
    .c_text
filter:
;

Figure A. 4 Sim 68 program to perform preemphasis filtering. Numbers on left are execution times in cycles.
```

;1 USE Shift +1
; - ;
;

```

```

;
USE Shift +1
Shift(\#1) : ; Set up interconnection network addresses

```

\section*{TRANSFER input TO tmp}
```

p_mov.w (a0),do
p mov.w d0,DTRIN.w ; transfer inputs from PE i to PE i-1
NetworkDelay (0)
p_mov.w DTROUT.w,d1

```
;
; 10 output \(<-\) input + tmp \(* 0.95\)
;
fixold:
;
        tmp2 <- tmp
        oldvalue <-tmp2
        p_mov.w. d1,d2
        p_mov.w oldvalue.w,d1
        p_mov.w - d2,oldvalue.w
        ;
        ; 8
        ENDWHERE
    ;

EndWhere
p_add.w d1,d0 \(\quad ; \mathrm{d} 0=\mathrm{d} 0+\operatorname{coef} * \mathrm{~d} 1\)
p_mov.w d0,(a1) ; save in memory
filterend:
c_rts
; \(4 \quad\) WHERE ADDR = 0 DO \(\quad / *\) Get value from previous call */
Where( \(\mathrm{d} 7, \mathrm{EQ}, \# 0) \quad\) In PE0, get value from last call
        tmp <- oldvalue /* Switch tmp and oldvalue */
p_muls coef.w,d1 ; mult. by coef and save in dl.
p_asl.1 ; shift 15 to the right by shifting left one,
p_swap d1 ; and swapping upper and lower words.

Figure A. 4 (Continued)
\begin{tabular}{|c|c|c|}
\hline & Program Name: & auto \\
\hline & Algorithm: & Figure 5.1 \\
\hline ; & Machine: & SIMD, simulated by a MC68000. \\
\hline ; & Function: & This program finds the autocorrelation coefficients of input speech data. \\
\hline ; & Precision: & Input: 16-bit signed \\
\hline & & Output:32-bit signed \\
\hline \[
;
\] & Number of PEs: & N \\
\hline & Transfers: & Shift(-1), Cube \\
\hline ; & Masking: & Data Conditional \\
\hline ; & Parameters: & autocoef, The number of coefs. to find. \\
\hline & & N , The number of PEs in use. \\
\hline & & NetD, The interconnection network delay time in cycles. \\
\hline  & Input: & The input data is stored in PEs 0 through \(\mathrm{N}-1\) with PE i containing sample ifor \(0 \leq i \leq N\). \\
\hline ; & Output: & The autocorrelation coefficients, \(\mathrm{R}(\mathrm{i})\), \\
\hline & & for \(0 \leq \mathrm{i} \leq\) autocoef-1 appear in PE i \\
\hline ; & & for \(0 \leq \mathrm{i} \leq \mathrm{N}\) (i.e. each PE contains \\
\hline & & every coefficient). \\
\hline ; & Cycles: & autocoef[ \(136+\mathrm{NetD}+(54+2 \mathrm{NetD}) \operatorname{logN}]-12-\mathrm{NetD}\) \\
\hline ; & Typical Time: & \(1,757 \mu\) s for autocoefs \(=9, \mathrm{NetD}=18\), and \(\log \mathrm{N}=7\). \\
\hline ; & Register Usage: & means set by calling routine) \\
\hline & d0 & - used by macros \\
\hline & d1 & j,tmp \\
\hline ; & d1 & \\
\hline & d2 & \(\mathrm{N}-\mathrm{i}, \mathrm{tmp}\) \\
\hline ; & d3 & partsum \\
\hline , & d4 & sig input data \\
\hline & d5 & slast \\
\hline & d6 & 1 \\
\hline & d6 & i \\
\hline ; & d7* & WHOAMI (physical address) \\
\hline & a0* & pointer to input data \\
\hline & a1* & pointer to output coefficients \\
\hline N & \(=16\) & \\
\hline \(\log N\) & 4 & \\
\hline \#inclu & & \\
\hline \#inclu & & \\
\hline ; & Data allocation & routine \\
\hline & globl auto & \\
\hline & c_text & \\
\hline auto: & & \\
\hline & & \\
\hline
\end{tabular}

Figure A. 5 Program performing autocorrelation. Numbers on left are execution times in cycles.



Figure A. 5 (Continued)
\begin{tabular}{|c|c|c|}
\hline ; & Program Name: & auto/2 \\
\hline ; & Algorithm: & Figure 7.3 \\
\hline , & Machine: & SIMD, simulated by a MC68000 \\
\hline ; & Function: & This program finds the autocorrelation \\
\hline ; & & coefficients of input speech data using \\
\hline , & & half as many PEs as samples in a frame. \\
\hline ; & Precision: & Input: 16 -bit signed \\
\hline ; & & Output:32-bit signed \\
\hline ; & Number of PEs: & N \\
\hline ; & Transfers: & Shift(-1), Cube \\
\hline ; & Masking: & Data Conditional \\
\hline ; & Parameters: & autocoef, The number of coefs to find. \\
\hline ; & & N , The number of PEs in use. \\
\hline ; & & NetD, The interconnection network delay \\
\hline ; & & time in cycles. \\
\hline ; & Input: & The input data is stored in PEs 0 through \(\mathrm{N}-1\) \\
\hline , & & with PE i containing sample i for \(0 \leq \mathrm{i} \leq \mathrm{N}\). \\
\hline ; & Output: & The autocorrelation coefficients, \(\mathrm{R}(\mathrm{i})\), \\
\hline ; & & for \(0 \leq \mathrm{i}\) <autocoef-1 appear in PE i \\
\hline ; & & for \(0 \leq \mathrm{i} \leq \mathrm{N}\) (i.e. each PE contains, \\
\hline ; & & every coefficient). \\
\hline ; & Cycles: & autocoef[136+NetD + (54+2NetD) log N\(]-12-\mathrm{NetD}\) \\
\hline ; & Typical Time: & \(1,757 \mu\) for autocoefs \(=9\), NetD \(=18\), and \(\log \mathrm{N}=7\). \\
\hline ; & Register Usage: \({ }^{*}\) & means set by calling routine) \\
\hline ; & d0 pe & used by macros \\
\hline ; & d1 pe & j,tmp \\
\hline ; & d1 cu & j \\
\hline ; & d2 \(\quad \mathrm{pe}\) & \(\mathrm{N}-\mathrm{i}\), tmp \\
\hline ; & d3 pe & partsum \\
\hline ; & d4 pe & sig input data \\
\hline ; & d5 pe & slast \\
\hline ; & d6 pe & - \\
\hline ; & d6 cu & i \\
\hline ; & d7* pe & WHOAMI (physical address) \\
\hline ; & a0* pe & pointer to input data \\
\hline ; & a1* pe & pointer to output coefficients \\
\hline N & \(=4\) & \\
\hline \(\log \mathrm{N}\) & \(=2\) & \\
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{\#include "simd.h"}} \\
\hline & & \\
\hline \multirow[t]{2}{*}{} & \multicolumn{2}{|l|}{Data allocation for routine} \\
\hline & .globl auto2 & \\
\hline
\end{tabular}

Figure A. 6 Program performing autocorrelation using half as many PEs as frames. Numbers on left are execution times in cycles.

C .c_text
auto2:
; ; 1 slast 1 - sig1 /* After stage I, "slast" in ; 2 ; 3 ; 4 ;
\[
\text { ;7 IF1 } \neq 0 \text { THEN }
\]
p_clr.w d6
; \(\mathrm{i}<-0\) in PE
c_clr.w d6 \(\quad ; i<-0\) in CU
c_tst.w d6 ;if \(i==0\) jump to lab1
c_beq.s lab1

USE Shift(-1)
Shift(\#-1)
; TRANSFER USING shift(-1)

DTRin \(\leftarrow\) slast 1
; 10 TRANSFER
; 11 slast1 - DTRout
\(;\)
6
NetD
6
;
; 12
DTRin ~ slast2
; 13
; 14
;
slast2 \(\leftarrow\) DTRout
p_swap d5
; Send second half through network
p_mov.w d5,DTRIN.w ; DTRIN <- slast
NetworkDelay (0)
p_mov.w DTROUT.w,d5 ; slast <- DTROUT

Figure A. 6 (Continued)
pswap d5

2
;
; 30
;
; 16
; 17
; 18
; 19
; 20
;

lab2:
;
; 28
;
; 24
; 25
; 26
;
;
lab1:
;
; 22
;
;

FOR \(\mathrm{j} \leftarrow 0\) TO \(\log \mathrm{N}-1\) DO
p_clr.w dl
; \(\mathrm{j}<-\mathbf{0}\)
c_movq \# \(\log \mathrm{N}-1, \mathrm{~d} 1 \quad ; \mathrm{j}<-\log 2(\mathrm{~N}-1)\)


EndWhere
partsum \(\leftarrow\) partsum + slast1 * sig1
p_mov.w d4,d2 ; now compute second half
p_mul.s d5,d2
p_add.l d2,d3 ; Add to halves together
WHERE(ADDR,EQ,N-1)
tmp - slast 1
slast1 \(\leftarrow\) slast2
slast2 \(\leftarrow\) tmp
ENDWHERE
Where(d7,EQ,\#N-1)
p_swap d5
EndWhere
partsum \(\leftarrow 0\)
p_clr.w d3 \(\quad\) partsum \(<-0\)
WHERE ADDR < M-i DO
partsum \(\leftarrow\) slast2 * sig2
ENDWHERE

Figure A. 6 (Continued)


Figure A. 6 (Continued)


Figure A. 7 Program to finding LPC coefficients.
lpc:
\begin{tabular}{ll} 
p_mov.w & LADDR.w,d6 \\
p_mov.l & al,a2
\end{tabular}\(\quad ;\) a2 points to current \(R\) value
;
\(\mathbf{E} \leftarrow \mathbf{R}(\mathbf{0})\)
; 2
p_mov.w (a2)+,E.w
; \(\mathrm{E}=\mathrm{R}[0]\)
\(\mathrm{E}=16.0\)
; \(3 \quad\) FOR \(i \leftarrow 1\) TO p DO /*Compute \(k(i) \quad\) /
;
\begin{tabular}{lll} 
p_mov.w & \(\# 1, \mathrm{~d} 5\) & \(; \mathrm{i}=1\) \\
c_mov.w & \(\# 1, \mathrm{~d} 5\) & \(; \mathrm{i}=1\)
\end{tabular}
```

mainloop:
;
;4 k
;
p_clr.l d2
; k=0
d2=4.12
;
; 5 WHERE LADDR < i DO
;
Where(d6,LT,d5)
;6
k}\leftarrow\mathbf{a}*\mathbf{R}(\mathbf{i}-LADDR
llmov.w d5,d3
p_asl.! \#1,d3 ; *2 for word addressing
p_mov.w 0(a1,d3.w),d2 ; d2=k=R[i-LADDR] d
p_muls d1,d2 ; d2=k=a*R[i-LADDR]
dl=4.12 d2=4.12

```
                ;
                ; 7 ENDWHERE
                            ;
        ;
        ; 11 FOR J -0 TO logp-1 DO
        ;
        ;
        ; 12 USE Cube(j)
        Figure A. 7 (Continued)
; again:
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{4}{*}{12} & & Cube(d4) ; cube(j) \\
\hline & \multicolumn{2}{|l|}{;} \\
\hline & ; 13 & DTRin \(\leftarrow k\) \\
\hline & ; 14 & TRANSFER \\
\hline \multicolumn{3}{|c|}{;} \\
\hline \multicolumn{2}{|l|}{\(32+2 \mathrm{NetD}\)} & Transfer_l(d2,d0) \\
\hline
\end{tabular}
; \(\mathbf{1 5} \quad \mathbf{k} \leftarrow \mathbf{k}+\) DTRout
    ;
3
2
5/7
;
; \(17 \quad k \leftarrow[R(i)-k] / E\)
;
cubedone:
;
; \(18 \quad \mathrm{E} \leftarrow \mathbf{1}-\mathrm{k}^{2}\) * E
;
findE:
2
35
16
3
8
39
16
6
\begin{tabular}{|c|c|c|c|}
\hline P_mov.w & d2, d3 & ; & \(\mathrm{d} 3=4.12\) \\
\hline p_muls & d3,d3 & ; & \(\mathrm{d} 3=8.24\) \\
\hline p_asr.l & d0, d3 & ; & d \(3=8.12\) \\
\hline p_neg.l & d3 & ; . & d \(3=8.12\) \\
\hline p_add.l & \#0x1000,d3 & ; \(\mathrm{k}=1-\mathrm{k}{ }^{\wedge} 2\) & \(\mathrm{d} 3=8.12\) \\
\hline p_muls & E.w,d3 & ; \(\mathrm{E}=\left(1-k^{\wedge} 2\right) * E\) & \(\mathrm{E}=16.0 \mathrm{~d} 3=20.12\) \\
\hline p_asr.l & d0,d3 & & d \(3=16.0\) \\
\hline p_mov.w & d3,E.w & & \(\mathrm{E}=16.0\) \\
\hline
\end{tabular}
findk:
;
;21 USE PER M \({ }_{\text {LADDR } / 1 \text {-LADDR }}\)
12
Perm(d6,d5)
; 22
WHERE LADDR = i DO
; 23
\(\mathbf{a} \leftarrow \mathbf{k} \quad / * \mathrm{a}_{\mathrm{i}}^{(\mathrm{i})} \leftarrow \mathrm{k}(\mathrm{i})\) * 1

Figure A. 7 (Continued)


Figure A. 7 (Continued)
Program Name: Itw
Algorithm: Figure 6.13
Machine:
Function: \(\quad\) This program does a linear time warp
on the input data
Precision: Input: 16-bit signed
Output: 16-bit signed
Number of PEs: Max number of frames.
(J or I whichever is greater.)
Transfers: \(\quad\) Shift \((-1)\), Broadcast
Masking: Data Conditional
Parameters: J-I, the changed in the number of frames
p, the number of coefficients per frame
NetD, the network delay time.
Input: \(\quad\) PE j holds frame j for
\(0 \leq \mathrm{j}<\) number of input frames (J)
Output: \(\quad\) PE i holds frame i for
\(0 \leq \mathrm{i}<\) number of output frames (I)
Cycles: \(\quad\) if \(\mathrm{J}>\mathrm{I} 325+(138+\mathrm{NetD}) \mathrm{p}\) \(+(\mathrm{J}-\mathrm{I})[59+\mathrm{NetD}+(29+\mathrm{NetD}) \mathrm{p}]\)
if \(\mathrm{J}=\mathrm{I} 47+11 \mathrm{p}\)
if \(\mathrm{J}<\mathrm{I} 344+(138+\mathrm{NetD}) \mathrm{p}\)
\(+(\mathrm{I}-\mathrm{J})|57+\mathrm{NetD}+(45+\mathrm{NetD}) \mathrm{p}|\)
Typical Time:
\(7,382 \mu\) sor \(\mathrm{I}-\mathrm{J}=10\)
Register Usage: (* means register is set by the calling routine)
d0 pe used by macros
d0* cu J Starting number of frames
d1* cu I Finishing number of frames
d3 pe 1-s
d3 cu i
d4 pe i
d4 cu i
d5 pe factor,s
d5 cu factor
d6 pe i_tmp
d 6 cu J
d7* pe WHOAMI (physical pe address)
d7 cu I
a4 pe R1
a5* pe \(\quad \mathrm{R} \quad\) Points to current input frame
a6* pe Tout Points to current output frame
\#include "simd.h"
\#include "defs.h"

> . globl ltw
> . c_text
ltw:

Figure A. 8 Program for linear time warping using one frame per PE.
;1 IF(I = J) THEN
;1 IF(I = J) THEN
;
2
4/5
2
6
\(5 / 7\)
; \(\mathbf{;} \quad 1 \leftarrow\) |ADDR/factor
\begin{tabular}{ll} 
p_mov.w & \(d 7, d 1\) \\
p_swap & \(d 1\)
\end{tabular}
```

;
;
; 6 i\&|ADDR/factor|
; 6 i\&|ADDR/factor|
;
;
2
2
;
;2 $\mathbf{T} \leftarrow \mathbf{R}$
;
loop1:
Itwend2:
;
; 3
RETURN
;
labl:
;
;
;5 factor }\leftarrow(J-1)/(I-1
;5 factor }\leftarrow(J-1)/(I-1
;
;
; Since "factor", "tmp", and "s" are fractions,
they are represented as fixed decimal by shifting them left
by X places. The notation X.Y means there are $X$ bits to
the left of the decimal and $Y$ bits to the right.
shift lower 16 bits to upper 14 bits
since quot. is between .5 and $2 \mathrm{~d} 0=2.14$
c_rorl $\#$; Faster to rotate right and
c_swap do ; swap words
$c_{\text {_divu }} \mathrm{d} 1, \mathrm{~d} 0 \quad ; \mathrm{d} 0<-\mathrm{d} 0 / \mathrm{d} 1 \quad \mathrm{~d} 1=16.0 \mathrm{~d} 0=2.14$
c_mov.w d0,d5 ; factor $<-(\mathrm{J}-1) /(\mathrm{l}-1) \quad \mathrm{d} 5=2.14$
BROADCAST d5 From CU to PEs
Broadcast(d5,d5)

Figure A. 8 (Continued)

```
    ;12 IF(I > J) THEN
    ;
    ;
    ;14 FOR i\leftarrow1TOI-J
    ;
    ;
    2
3
4
```

; 12 IF $(I>J)$ THEN
;

FOR $1 \leftarrow 1$ TOI-J

FOR i $<-1-\mathrm{J}-1$ TOOSTEP - 1
;
; $13 \quad$ USE Shift +1
;
forl:
; 15 WHERE $(A D D R<i) D O$
;
p_movq \#p+p;do
$c_{-} \operatorname{movq} \quad \# \mathrm{p}-1 ; \mathrm{d} 0$

Where(d4,GT,d7)
NetworkDelay (0)

```
\begin{tabular}{llll} 
p_asl.i & \#23-16, d 1 & ; asl.1 \#23,d2 the fast way \\
p_divu & \(\mathrm{d} 5, \mathrm{~d} 1\) & \(; \mathrm{d} 1<-\mathrm{d} 1 / \mathrm{d} 5\) & \(\mathrm{~d} 5=2.14 \mathrm{~d} 1=7.9\) \\
p_add.w & \#0x1ff, d 1 & ; find ceiling of d 1 & \\
p_movq & \(\# 9, \mathrm{~d} 2\) & \(; \mathrm{i}<-\) ceil(ADDR /factor) & \(\mathrm{d} 1=16.0\) \\
p_asr.w & \(\mathrm{d} 2, \mathrm{~d} 1\) & \(;\) & \(\mathrm{d} 4=16.0\)
\end{tabular}
\begin{tabular}{lll} 
c_cmp.w & \(d 7, d 6\) \\
c_bgt & lab2 & IF \((I>J)\)
\end{tabular}
c_mov.l d7,d3 ;i<-I
c_sub.l d6; 3 3 \(\quad ; \mathrm{i}<-\mathrm{I}-\mathrm{J}\)
c_subq. \#1,d3 \(\quad ; \mathrm{i}<-\mathrm{I}-\mathrm{J}-1\)
; At this point, all PEs fransfer their "i" values to the
; network, but only the enabled PEs will read the values
p_mov.w d4,DTRIN:w ;TRANSFER i USING shift \((+1)\)
TRANSFER1
;
loop2:
p_mov.w DTROUT.w,d4 ; TRANSFER i USING shift \((+1)\)
;
The section of code turns on all PEs so they can write thier data to the network, it then turns off the PEs that were
```

Figure A. 8 (Continued)
; disabled before.

8
2

## ;

; 18 ENDWHERE
;
8
$5 / 7$
;

$$
; 19
$$

;

2
lab2:
;
; $21 \quad$ tmp $-\mathbf{i}$ * factor +1
;
2
35
8

2
8
;
; 23
$s \leftarrow t m p-J$
3
2
p_subq.w \#2,d0

NetworkDelay (0)
c_dbf d0,loop2

EndWhere
c_dbf
d3,for 1
$\mathrm{i} \leftarrow$ ADDR
p_mov.w d7,d4

| p_mov.w | $\mathrm{d} 4, \mathrm{~d} 0$ |
| :--- | :--- |
| p_mulu $^{\text {p_add.l }}$ | $\mathrm{d} 5, \mathrm{~d} 0$ |
| \#0x4000,d |  |

;22 $j \leftarrow\lfloor$ tmp $\rfloor$
;
;
p_sub.l di,do
p_mov.l d0,d5
c_mov.w \#Pop + DataCond,MASKCTL.w ; enable all PEs
p_mov.w 0(a5,d0.w),DTRIN.w ; TRANSFER each R coef,
c_mov.w \#Pushs + DataCond,MASKCTL.w ; disable some PEs
p_mov.w DTROUT.w,0(a5,d0.w) ; USING shift(+1)
$\mathrm{d} 5=2.14 \mathrm{~d} 0=2.14$
; add 1 (factor is still shifted)
; $\mathrm{s}=\mathrm{=} \mathrm{~d} 5$
$d 5=2.14$

Figure A. 8 (Continued)


Figure A.8 (Continued)


Figure A. 8 (Continued)


Figure A. 9 Program for linear time warping using p PEs.


Figure A. 9 (Continued)


Figure A. 9 (Continued)

Jul 17 08:51 1984 main.s Page 1


Figure A. 10 Parallel program for parallel-parallel DTW algorithm.

Jul 17 08:51 1984 main.s Page 2


Figure A. 10 (Continued)

## Jul 17 08:51 1984 main.s Page 3



Figure A. 10 (Continued)

Jul 17 09:09 1984 dtw.s Page 1


The subroutine distance( $x, y$ ) returns the distance between frame $x$ of utterance 1 and frame $y$ of utterance 2 . $x$ and $y$ are passed in the d0 and $d 1$.
The result is returned in do.
\#include "defs.h"
\#include "simd.h"
Data allocation for routine
.p_bss
.globl d
-globl dold
.globl dDTR
.globl dup
.globl ddown
.globl g
.globl gold
.globl gDTR
.globl gup
.globl gdown

Figure A. 10 (Continued)

Jul 17 09:09 1984 dtw.s Page 2

```
```

    .c_text
    ```
```

    .c_text
    globl dtw
    globl dtw
    dtw:
dtw:
p_mov.w \#inf,d6; Store infinity in d6
p_mov.w \#inf,d6; Store infinity in d6
;
;
;10 Xindex }\leftarrow+{ADDR/2
;10 Xindex }\leftarrow+{ADDR/2
;
;
findindex:
findindex:
p_mov.w d5,d0 ; Xindex <- ceil(LADDR/2)
p_mov.w d5,d0 ; Xindex <- ceil(LADDR/2)
p_addq.w \# \#1,d0
p_addq.w \# \#1,d0
p_asr.w \# 1,d0 ; LADDR/2
p_asr.w \# 1,d0 ; LADDR/2
p_asl.w \#4,d0 ; Multiply index by 2^4 for p=8.
p_asl.w \#4,d0 ; Multiply index by 2^4 for p=8.
;2^4 = autocoef* word size
;2^4 = autocoef* word size
p_add.w d0,a0
p_add.w d0,a0
;
;
;11 Yindex --\ADDR/2\rfloor
;11 Yindex --\ADDR/2\rfloor
;
;
;
;
;2
;2
; 3
; 3
;4
;4
;5
;5
;
;
;

```
    ;
```

```
g-0
```

g-0
p_mov.w d5,
p_mov.w d5,
p_asr.w \#1,d0
p_asr.w \#1,d0
p_neg.wd0
p_neg.wd0
p_asl.w \#4,d0 ; Multiply index by 2* 4 for p=8.
p_asl.w \#4,d0 ; Multiply index by 2* 4 for p=8.
; 2^4 = autocoef * word size
; 2^4 = autocoef * word size
p_add.w d0,al
p_add.w d0,al
p_clr.w g.w ; g<<0
p_clr.w g.w ; g<<0
p_clr.w gold.w ; gold <-0
p_clr.w gold.w ; gold <-0
p_mov.w d6,d.w ; d<< inf
p_mov.w d6,d.w ; d<< inf
p_mov.w d6,dold.w ; dold <-inf
p_mov.w d6,dold.w ; dold <-inf
WHERE ADDR = O DO
WHERE ADDR = O DO
g\leftarrow0
g\leftarrow0
ENDWHERE
ENDWHERE
Where(d5,EQ,\#0)
Where(d5,EQ,\#0)
p_clr.w g.w ; g <-0
p_clr.w g.w ; g <-0
EndWhere
EndWhere
;
;
;13 FORk \& TOIDO
;13 FORk \& TOIDO
Figure A. 10 (Continued)

```
2
4
2
7
4
; 8
.
4
2
2
4
7
4
-

4

6
;
; 15
; 16
; 17
;
\begin{tabular}{ll} 
c_jsr & distance \\
P_mov.w & dl,d.w
\end{tabular}

WHERE ADDR is even DO dDTR \(\leftarrow\) dold gDTR \(\leftarrow\) gold
p_mov.w d5,do ; WHERE LADDR is even DO
p_and.w \#l,do
WhereElse(d0,EQ,\#0)
\[
\begin{array}{lll}
\text { p_mov.w } & \ddots & \text { d.w,dDTR.w } \\
\text { p_mov.w }
\end{array}
\]

ELSEWHERE dDTR \(\leftarrow d\) gDTR \(\leftarrow \mathbf{g}\)
ENDWHERE

ElseWhere
p_mov.w dold.w,dDTR.w
p_mov.w gold.w,gDTR.w
EndWhere
;
; \(23 \quad\) USE Shift +1
; 24 TRANSFER dDTR TO dup
;25 TRANSFER gDTR TO gup
;
movedataup:
12
10
NetD
10

10
NetD
10
c_mov.w \#l-1,d7; FOR \(k<-1-1\) TO 0 STEP - 1 DO
; 14 compute d(Xindex,Yindex)
forl:
;
8
10
10
8
nove
Shift(\#1) ; TRANSFER dDTR TO dup p_mov.w dDTR.w,DTRIN.w
NetworkDelay (0)
p_mov.w DTROUT.w,dup.w
p_mov.w gDTR.w,DTRIN.w ; TRANSFER gDTR TO gup NetworkDelay (0)
p_mov.w DTROUT.w,gup.w
;
; 27
USE Shift - 1
Figure A. 10 (Continued)

Jul 17 09:09 1984 dtw.s Page 4


\footnotetext{
;
}

Figure A. 10 (Continued)

Jul 17 09:09 1984 dtw.s Page 5
; 43
\(B \leftarrow\) gold \(+d\)
;
findB:

6
6
\[
\text { ; } 44 \quad C \leftarrow \text { gup }+2 * \text { dup }
\]
;
; 40 WHERE B < A DO
; \(47 \quad \mathbf{A} \leftarrow \mathbf{B}\)
; 48
ENDWHERE
;
findmin:
```

;
;

```
incindex: p_add.w gold.w,d1
;
;
findC:
.
    ;
    ; \(49 \quad\) WHERE C < ADO
    ; 50
    ; 51
    ;


            \(g \leftarrow \mathbf{A}+\mathbf{d}\)
        p_mov.w d2,do
            EndWhere
            A \(\leftarrow C\)
ENDWHERE
            Where(d2,LS,d0)
EndWhere
p_mov.w d.w,d1;B<-gold + d
\[
\begin{array}{ll}
\text { p_mov.w } & \text { dup.w,d2 } \quad ; \mathrm{C}<- \text { gup }+2 * \text { dup } \\
\begin{array}{ll}
\text { p_asl.w \#1,d2 } \\
\text { p_add.w } & \text { gup.w,d2 }
\end{array}
\end{array}
\]
\begin{tabular}{l} 
Where(d1,LS,d0) \\
p_mov.w \\
EndWhere
\end{tabular}\(\quad ; \mathrm{d}, \mathrm{d}<-\min (\mathrm{A}, \mathrm{B}, \mathrm{C})+\mathrm{d}\)





            c_dbf d7,for \(1 ;\) FOR \(d 7<-I / 2-2\) TO-1 STEP-1
            \(\begin{array}{lr}\text {; } & \\ \text {; } 57 & \text { WHERE ADDR }=0 \text { DO } \\ \text { (58 } & \text { D }(A, B) \leftarrow g /(I+J)\end{array}\)

Figure A. 10 (Continued)

Jul 17 09:09 1984 dtw.s Page 6
\begin{tabular}{llll} 
& \(; 59\) & ENDWHERE & \\
& \(;\) & & \\
28 & & Where(d5,EQ,\#0) & \\
8 & & p_mov.w & EndWhere \\
8 & & \\
& dtwend:(a2) + \\
8 & & c_rts
\end{tabular}

Figure A. 10 (Continued)


\section*{\#include "simd.h" \\ \#include "defs.h"}

> globl distance .c_text
distance:
\[
\begin{aligned}
& \text { where( }(\mathrm{a} 0)==\inf \|(\mathrm{a})==\inf ) \\
& \text { p_cmp ( } \mathrm{a} 0 \text { ), } \mathrm{d} 6 \quad ; \text { is }(\mathrm{a} 0)==\mathrm{inf} \text { ? } \\
& \text { p_mov.w sr,d0 } \\
& \text { p_cmp.w (al), d6; is (a1) == inf? } \\
& \text { p_mov.w sr,dl } \\
& \text { p_or.w d1,d0 } \quad ; \text { is }(\mathrm{a} 0)==\inf \mathrm{OR}(\mathrm{a} 1)==\inf \text { ? } \\
& \text { p_mov.w d0,PECCR.w } \\
& \text { p_mov.b \#EQ,PECCS.w } \\
& \text {.lock } \\
& \text { c_mov.w \#Pushs + NDataCond,MASKCTL.w } \\
& \text { c_mov.w \#Pushss + DataCond,MASKCTL.w } \\
& \text {.unlock }
\end{aligned}
\]

Figure A. 10 (Continued)

Jul 17 09:10 1984 distance.s Page 2


Figure A. 10 (Continued)


4
globl shuffle
c_text
shuffle:
sloop2:
sloop:
p_mov.w \(\quad\) d1,TOCU \(\quad\); Data in PE0 goes to CU
p_mov.w \(\quad\) d1,DTRIN
NetworkDelay (0)
c_mov.w \(\quad\) FROMPE0.w,d1
Broadcast(dl,(a1)+) \(\quad\) Send data from PE0 to all PEs

Figure A. 10 (Continued)

Jul 17 10:23 1984 shuffle.s Page 2


Figure A. 10 (Continued)


Figure A. 11 Serial program for implementing the serial-parallel DTW algorithm.
\begin{tabular}{|c|c|c|}
\hline 2 & & c_clr.w d2 ; For y \(:=0\) to I-1 \\
\hline & \[
; 3
\] & FOR \(\mathrm{x}:=-\mathrm{r}\) TOr \\
\hline 2 & ; & c_clr.w d1 ; For \(\mathrm{x}:=-\mathrm{r}\) tor f ( \(=0\) for first pass) \\
\hline 4 & & p_moviw \#libl,al ; Known template (r must be even) \\
\hline & ; 4 & IF ( \(\mathrm{y}+\mathrm{x} \geq 0)\) AND ( \(\mathrm{y}+\mathrm{x} \geq 21-2)\) \\
\hline & ; nextdist: & \\
\hline 2 & & c_mov.w \(\mathrm{d} 2, \mathrm{~d} 4 \quad\); if \((\mathrm{y}+\mathrm{x}<0)\) continue \\
\hline 2 & & c_add.wd1,d4 \(\quad ; \mathrm{d} 4=\mathrm{y}+\mathrm{x}\) \\
\hline 5/6 & & c_blt nextpair \\
\hline 4 & & c_cmp.w \#l,d4 \(\quad\) if \((\mathrm{y}+\mathrm{x}>2 \mathrm{l}-2)\) continue \\
\hline 5/6 & & c_bge nextpair \\
\hline & ; 9 & FOR i:= 0 TO p-1 \\
\hline 2 & ; & c_movq \# p-1,d3 ; Sum d1 over all PEs \\
\hline & ; & sum : \(=0\); \\
\hline & ; & \\
\hline 2 & & P_clr d3 \\
\hline & \[
; 10
\] & sum \(:=\) sum \(+(\) known \([x][1]-\) unknown \([y][1]){ }^{2} ;\) \\
\hline & takediff: & \\
\hline 4 & & p_mov.w (a2) + , d1 \(\quad\) d \({ }^{\text {d }}=\) unknown frame \\
\hline 4 & & p_sub.w(al) + di \(\quad ; \mathrm{dl}=\) unknown - known \\
\hline 35 & & p_muls d1,d1 \(\quad ; \mathrm{d} 1=\left(\right.\) unknown - known) \({ }^{2} 2\) \\
\hline 2 & & p_add.w \(\quad \mathrm{d} 1, \mathrm{~d} 3 \quad ; \mathrm{d} 3=\) sum \\
\hline 5/7 & & c_dbf d3,takediff \\
\hline 2 & & c_tst.w d2 ; if \(\mathbf{y}=0 \mathbf{0}\) jump to firstrow \\
\hline 5/6 & & c_beq firstrow \\
\hline 2 & & c_tst.w d4 ; if \(y+x=0\) jump to yedge \\
\hline 5/6 & & c_beq yedge \\
\hline & ; 28 & \(A:=\mathrm{g}[\mathrm{x}-1][\mathrm{y}-2]+2 \mathrm{~d}[\mathrm{x}][\mathrm{y}-1]\); \\
\hline & ; 32 & min \(:=\mathbf{A}\) \\
\hline & findA: & \\
\hline 6 & & p_mov.w \(\quad \mathrm{r}^{\text {+ }} \mathrm{r}+\mathrm{r}+\mathrm{r}(\mathrm{a} 3), \mathrm{d} 4 \quad ; \mathrm{d}(\mathrm{i}, \mathrm{j}-1)\) \\
\hline 4 & &  \\
\hline 6 & & p_add.w \(\quad \mathrm{r}+\mathrm{r}+\mathrm{r}+\mathrm{r}(\mathrm{a} 4) \mathrm{d} \mathbf{d} \quad ; \mathrm{g}(\mathrm{i}-1, \mathrm{j}-2)+2 \mathrm{~d}(\mathrm{i}, \mathrm{j}-1)\) \\
\hline
\end{tabular}

Figure A. 11 (Continued)
```

;
;27 B:=g[x-2][y-1] + 2d[x-1][y];
;
findB:
M_mov.w
_asl.w \#1,d5
p_add.w (a4),d5;g(i-2,j-1) + 2d(i,j-1)
;
; 33
; 34
;35
;
WHERE B < A
min := B;
ENDHWERE
p_mov.w d5,d4
EndWhere
;
;28
C:=g[x-1][y-1] +2d[x][y];
;
;
;36 WHERE C < min
; 37
;38
min:=C;
ENDWHERE
;

```

Where(d5,LS,d4)
findC:
\begin{tabular}{lll} 
p_mov.w & \(\mathbf{r}+\mathrm{r}+\mathrm{r}+\mathrm{r}+2(\mathrm{a} 4), \mathrm{d} 5\) & \(; \mathrm{g}(\mathrm{i}-1, \mathrm{j}-1)\) \\
p_add.w & \(\mathrm{d} 3, \mathrm{~d} 5\) & \(; \mathrm{g}(\mathrm{i}-1, \mathrm{j}-1)+\mathrm{d}(\mathrm{i}, \mathrm{j})\)
\end{tabular}

Where(d6,LS; d 4\()\)
p_mov.w d6,d4 \(; g<-\) inf
EndWhere
;
; \(11 \mathrm{~d}[\mathbf{x}][\mathrm{y}]:=\) sum;
\(; 40 \quad \mathrm{~g}[x][\mathrm{y}]:=\mathrm{d}[\mathrm{x}][\mathrm{y}]+\min ;\)
findG:
p_add.w d3;d4
\(; \mathrm{g}<-\mathrm{d}(\mathrm{i}, \mathrm{j})+\min (\mathrm{A}, \mathrm{B}, \mathrm{C})\)
;
; 46
; 47
; 48
;
;
Where(d5,LS,d4)
p_mov.w d5,d4
EndWhere

WHERE \(g[x][y] \geq \infty\) \(\mathrm{g}[\mathrm{x}][\mathrm{y}]:=\infty\);
ENDWHERE
```

p_mov.w $\quad \mathrm{d} 3, \mathrm{r}+\mathrm{r}+\mathrm{r}+\mathrm{r}+2(\mathrm{a} 3) \quad$; store in d array (2r)

```

Figure A. 11 (Continued)

ELSE IF X \(=0\) \(\min :=2 * d[x-1][y]\); firstrow:
;
; 3 FOR \(x:=-\) TO r (cont.)
;
newy:
;
; 50
;
dtwend:
nextpair:
\begin{tabular}{lll} 
p_addq.w & \#p+p,a1 \(\quad\); move input data pointer \\
p_addq.w & \(\# p+p, a 2 \quad\); move unknown data pointer \\
p_addq.w & \(\# 2, a 3 \quad ;\) move d pointer \\
p_addq.w & \(\# 2, a 4 \quad\); move g pointer \\
c_bra.s & nextframe
\end{tabular}
; if \(x=0\) jump to first column
Figure A. 11 (Continued)


Figure A. 11 (Continued) -

Jul 17 08:51 1984 main.s Page 1


Figure A. 12 Parallel program for DTWing (PP2).
liblend:

> .word inf,inf,inf,inf \(, 0,0,0,0,0,0,0,0,0,0,0,0\)
> .word inf,inf,inf,inf \(, 0,0,0,0,0,0,0,0,0,0,0,0\)
> .word inf,inf,inf,inf \(, 0,0,0,0,0,0,0,0,0,0,0,0\)
unknown:
.word \(1,2,3,4,0,0,0,0,0,0,0,0,0,0,0,0\)
word \(5,6,7,8,0,0,0,0,0,0,0,0,0,0,0,0\)
.word \(8,7,6,5,0,0,0,0,0,0,0,0,0,0,0,0\)
word \(4,3,2,1,0,0,0,0,0,0,0,0,0,0,0,0\)
word \(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0\)
.word \(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0\)
.word \(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0\)
.word \(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0\)
unknownend:
.word inf,inf,inf,inf , 0,0,0,0,0,0,0,0,0,0,0,0
.word inf,inf,inf,inf \(, 0,0,0,0,0,0,0,0,0,0,0,0\)
.word inf,inf,inf,inf , 0,0,0,0,0,0,0,0,0,0,0,0
dist: \(\quad=.+10\); Local distance scores
scores: . . \(=.+10\); Global Distance scores
.globl d
.globl dold
.globl dDTR
.globl dup
.globl ddown
.globl g
.globl gold
.globl gDTR
.globl gup
.globl gdown
\begin{tabular}{|c|c|c|}
\hline d: & . \(=.+2\) & ; Local distance \\
\hline g : & . \(=.+2\) & ; Optimal subpath distance \\
\hline dold: & . \(=.+2\) & ; Old local distance \\
\hline gold: & . \(=.+2\) & ; Old optimal subpath distance \\
\hline dDTR: & .=. +2 & ; d values to transfer \\
\hline gDTR: & . \(=.+2\) & ; g values to transfer \\
\hline dup: & \(=.+2\) & ; d values to transfer to PE with next higher addr. \\
\hline gup: & \(=.+\). 2 & ; g. values to transfer to PE with next higher addr. \\
\hline ddown: & . \(=.+2\) & ; d values to transfer to PE with next lower addr. \\
\hline gdown: & . \(=.+2\) & ; g values to transfer to PE with next lower addr. \\
\hline
\end{tabular}
c_text
main:
Figure A. 12 (Continued)


Figure A. 12 (Continued)

\section*{Jul 17 09:09 1984 dtw.s Page 1}
```

$\left.\begin{array}{lll}; & \begin{array}{l}\text { Program Name: } \\ \text { Algorithm: }\end{array} & \begin{array}{l}\text { dtw (PP2) } \\ \text { Figure } 6.18 ? ?\end{array} \\ ; & \text { Machine: } \\ \text { Function: }\end{array} \quad \begin{array}{l}\text { SIMD, simulated by a MC68000 } \\ \text { This program does a dynamic time warp } \\ \text { on the input data. The local distances } \\ \text { have already been computed before this }\end{array}\right)$

| Data allocation for routine |  |
| :---: | :---: |
| globl | d |
| globl | dold |
| globl | dDTR |
| globl | dup |
| .globl | ddown |
| .globl | g |
| .globl | gold |
| .globl | gDTR |
| .globl | gup |
| .globl | gdown |
| .c_text |  |
| .globl | dtw |

Figure A. 12 (Continued)

```
```

Jul 17 09:09 1984 dtw.s Page 2
dtw:

```
p_mov.w
\#inf, d6 ; Store infinity in d6
; ; 2
; 3
; 4
; 5 dold \(\leftarrow \infty\)
;
findstart:
p_clr.w g.w
P_clr.w goldw \(\quad ;\) gold \(<-0\)
p_mov.w d6,d.w ; d \(<-\) inf p_mov.w d6,dold.w ; dold \(<-\) inf
;
- 6
; 7
; 8
;
Where(d5,EQ,\#0)
p_clr.w g.w ; g <-0
EndWhere
; 13
;
forl:
;
; 14
;

\section*{;}
; 15
; 16
; 17
;
-
```

| p_mov.w | d5,d0 | ; WHERE | LADDR is even DO |
| :---: | :---: | :---: | :---: |
| $p$ and.w | \#1,d0 |  |  |
| WhereElse(do,EQ,\#0) |  |  |  |
|  |  | d.w,dDTR.w |  |
|  |  | g.w,gDTR.w |  |
| ELSEWHERE |  |  |  |

```

Figure A. 12 (Continued)

Jul 17 09:09 1984 dtw.s Page 3


Figure A. 12 (Continued)

Jul 17 09:09 1984 dtw.s Page 4
; 35 WHERE ADDR = -r DO
; 36
; 37
;

28
6
8


Figure A. 12 (Continued)

Jul 17 09:09 1984 dtw.s Page 5
d7,for1 \(;\) FOR d7 <-1/2-2 TO - 1 STEP -1
dtwend:

WHERE C < A DO
\(A \leftarrow C\)
ENDWHERE
Where(d2,LS,do)
p_mov.w \(\quad \mathrm{d} 2, \mathrm{~d} 0\)
EndWhere
;
\(; 52 \quad g \leftarrow A+d\)
;
p_add.w d.w,d0 ; d0 now holds min(d0,d1,d2)
p_mov.w d0,g.w \(\quad\) g \(<-\min (A, B, C)\)
Where(d6,HI,d0) ; where \((\mathrm{d} 0<\mathrm{inf})\)
EndWhere
incindex:

\section*{;}
; 57
; 58
; 59
;
c_dbf

WHERE ADDR \(=0\) DO
\(D(A, B) \leftarrow g /(I+J)\)

\section*{ENDWHERE}

Where(d5,EQ,\#0)
p_mov.w g.w,(a1) +
EndWhere

;

P_mov.w d6,g.w ; g <-inf
\[
\begin{aligned}
& R=0 \mathrm{DO} \\
& \leftarrow \mathrm{~g} /(\mathrm{I}+\mathrm{J})
\end{aligned}
\]

Figure A. 12 (Continued)

Jul 17 09:10 1984 distance.s Page 1
```

    Program Name: distance (PP2)
    Algorithm: Figure 6.18??
    Machine:
    Function:
    Precision:
    Number of PEs:
    Parameters: r, the width of the warping path.
        p, the number of coefficients per frame.
        NetD, the network delay time.
        I, the number of frames per utterance.
        Input: P PE i contains coefficient i of frame j.
        Output: PE i-j+r contains the local distance
        between known frame i and unknown frame j.
        See text.
    Cycles:
    Typical Time:
    35 ms for r=6, p=8, NetD=18, and I=40.
    Register usage . (* means set by calling routine)
        d0 pe used by macros
        d1 cu x Index into known template
        d2 pe x Index into known template + r
        d2 cu y Index into unknown template
        d3 cu
        j
        inf Infinity
        WHOAMI (physical pe address)
        points to known template(x)
        points to unknown template(y)
        points to local distances
    ; Data allocation for routine
    .globl libl
    .globl distance
    c_text
    distance:
;
;3 FORI-1 TO r/2
;

| p_movq \#1,d3 <br> c_movq \#r-2,d3 | ; FOR $i:=1$ to $\mathrm{r}-1$ step 2 |
| :--- | :--- |
| c_asr.w \#1,d3 | $; \mathrm{d} 3=\mathrm{r} / 2-1$ |

;4 WHERE |LADDR| > IDO
;5
;6
d[dptr] }\leftarrow\infty
dptr }-\mathrm{ dprt + 1;

```

Figure A. 12 (Continued)

Jul 17 09:10 1984 distance.s Page 2


Figure A. 12 (Continued)

Jul 17 09:10 1984 distance.s Page 3


Figure A. 12 (Continued)

Jul 17 09:10 1984 distance.s Page 4


Figure A. 12 (Continued)
\begin{tabular}{|c|c|c|}
\hline & Program Name: & main \\
\hline & Algorithm: & Figure 7.8 \\
\hline & Machine: & SIMD, simulated by a MC68000 \\
\hline ; & Function: & This is the main routine. It calls filter() \\
\hline & & and auto() to preemphize the signal and find \\
\hline & & the autocoerrelation coefficients. If \(\mathrm{R}(0)\) \\
\hline & & (the energy) is greater than lothresh, it calls \\
\hline ; & & pcc() . This main routine also does the \\
\hline & & endpoint detection. After an utterance is \\
\hline & & detected, \(\operatorname{ltw}()\) and dtw() are called. \\
\hline & Precision: & Input: 16-bit signed \\
\hline & & Output: 16-bit signed \\
\hline & Number of PEs: & 100 \\
\hline ; & Parameters: & N , the frame size. \\
\hline & & autocoef, the number of autocorrelation coefs. \\
\hline ; & & r, the width of the warping path. \\
\hline & & \(p\), the number of LPC coefficients. \\
\hline ; & & NetD, the network delay time. \\
\hline ; & & I, the number of frames per utterance. \\
\hline ; & & VOCABSIZE, the size of the vocabulary. \\
\hline ; & Input: & Sample i \(\bmod \mathrm{N}\) is is PE i. \\
\hline ; & Output: & One distance score per PE. \\
\hline & Cycles: & See text. \\
\hline & Typical Time: & See text. \\
\hline ; & Register usage: & \\
\hline ; & do cu & M (number of frames in word) \\
\hline ; & d7 pe & WHOAMI (physical address) \\
\hline ; & d7 cu & i \\
\hline ; & a0 pe & pointer to input data \\
\hline ; & a1 pe & pointer to output data \\
\hline & The data is stored & as follows: \\
\hline & Routine Number & Data Storage \\
\hline & of PEs & Input Output \\
\hline ;' & filter 100 & 1 sample/PE 1 sample/PE \\
\hline & auto 100 & 1 sample/PE Each PE has all coefs. \\
\hline & lpc 8 & Each PE has all coefs PE i has lpe coef i \\
\hline & ltw 8 & PE i has coef ifrom each frame. SAME \\
\hline ; & shuffle 100 & Each PE has all coefs. \\
\hline ; & dtw 100 & Each PE has all coefs. \\
\hline & & \\
\hline \#incl & & \\
\hline & .p_text & \\
\hline inst: & . \(=+10\); & pace where pe instructions are broadcast to \\
\hline & globl WHOAMI & \\
\hline
\end{tabular}

Figure A. 13 SIMD program for isolated speech recognition system. Contains endpoint routine.


Figure A. 13 (Continued)
;

autodone:
\begin{tabular}{lll} 
p_mov.w & \((\mathrm{a} 7)+, \mathrm{al}\) & ; pull al off stack \\
p_mov.w & \((\mathrm{a} 7)+, \mathrm{a} 0\) & ; pull a0 off stack \\
c_mov.w & \((\mathrm{a} 7)+, \mathrm{d} 0\) & ; pull d0 off stack \\
p_add.w & \(\# 2, \mathrm{a} 0\) & ; Point to next input data sample
\end{tabular}
\[
;
\]
\[
; 18 \quad T O C U \leftarrow R[0]
\]
\[
\text { ; } 18
\]
; NetworkDelay (0) ; to lothresh and hithresh to see if c_mov.w FROMPE0,d1 ; a word is present.
;
;25 IF energy \(>\) lothresh
;
gotit:
```

4 c_cmp.w \# \#lothresh,dl ; if energy > = lothresh then

```
\(5 / 4\)
;
;26 IF energy \(>\) hithresh
; \(27 \quad\) found \(\leftarrow\) TRUE;
4
c_cmp \#hithresh,d1
; if energy \(>=\) hithresh then
Figure A. 13 (Continued)

lpedo:
lpcdone:
p_mov.w \#15,DTRDEST.w ; So all PEs will transter to PE15
p_mov.w a \(0,-(27) \quad ;\) push a 0 on stack
p_mov.w al, (a7) ; push al on stack
c_mov.w d0,-(a7) ; push d0 on stack
;
; \(29 \quad M \leftarrow M+1\);
;
;
;
;
;
;
; 40 Itw(lpcout [],1twout [1, M, 0 );
; 40 Itw(lpcout [],1twout [1, M, 0 );
    ltwdo:
    ltwdo:
    ltwdo:

\section*{\(; 45\)}
;
Itwdone:
\begin{tabular}{lcl} 
p_mov.w & \((\mathrm{a} 7)+\mathrm{al}\) & ; pull al off stack \\
p_mov.w & \((\mathrm{a} 7)+\mathrm{a} 0\) & pull a0 off stack \\
c_mov.w & \((\mathrm{a} 7)+\mathrm{d} \theta\) & pull d0 off stack
\end{tabular}
p_moviw di(al)+ Save lpc coef., one per PE
c_adda.w \#1,d0 ; Add one to frame count cbra nextrame ; Get next frame

\section*{ELSE}
IF found
c-tst found.w; ff found then
c_beq newword
1tw(lpcout[],1twout \(1, M, 40\) );

shuffe(ltwout П, shuffout 7);

Figure A.13 (Continued)


Figure A. 13 (Continued)

\title{
APPENDIX B: VLSI Processor Array Assembly Language Programs
}
\begin{tabular}{|c|c|}
\hline Purpose: & The XX programming language is a simplified sequential programming language for defining the codes for processing elements of the CHiP computer. \\
\hline Activity: & Files are created or modified using a conventional UNIX editor. The files are named <name> x where <name> is the name of a program referred to in the code numes entries. For convenience in referring to Poker state information on the BitGraph display, it is recommended that XX program files be developed on the secondary (character) Poker display. \\
\hline \multirow[t]{3}{*}{Programs:} & XX programs begin with a preamble that gives the program name, the formal parameters, trace variables and the port names. The preamble is followed by the program body block: \\
\hline & ```
<program> ::= code <id> <parmlisl>: <tracelist> <port
    list> <body>
<parmlisl> ::= (<idlisl>)|\lambda
<tracelist> ::= Lrace <idlist>; | \lambda
<portlist>::= ports <idlist>; | \lambda
<idlist> ::= <id>, <idlist> | <id>
<body> ::= begin <declarations> <statlist> end.
``` \\
\hline & where the parameters and trace identiflers are limited to a list of at most four identifiers separated by commas and the port list is limited to a list of 8 identifiers separated by commas. The identifier following code names the program and should match the <name> of the file and the <name> used in the Code names entries. The parameters are formal parameters that correspond one-to-one to the actual parameters stored in the Code Names/Parameters entries of the PE's; each formal must be declared in the <declarations> section of the <body>. The trace list identifiers have their values displayed during tracing and they must be declared in the <declarations> section of the <body>. The port list identifiers are the symbolic pori names that are assigned physical positions in the Port Names entries, and they must be declared in the <declarations> section of the <body>. \\
\hline \multirow[t]{2}{*}{Declarations:} & There are four data dypes: signed integers (32 bits), signed reals (32 bits), characters ( 8 bits) and Booleans ( 1 bit). Except for statement label identifiers, all identifiers, including those appearing in the preamble, must be declared. Simple idertifiers are scalar values of the indicated type and identifiers followed by [<unsignint>] are vectors of length <unsignint> of scalar values of the indicated type: \\
\hline & <declarations> :=<deel>; <declarations> | \(\lambda\) <decl> ::= <type> <varlist> \\
\hline
\end{tabular}

Figure B. 1 Description of \(x x\) programming language. (From [Synder82b].)
```

<type> ::= real | int | bool | char
<varlist> ::= <varid>, <varlist> | <varid>
<varid> ::=<id> | <id> [<unsignint>]
where no <id> appears more than once.

```

Statements: The statements are
```

<stallist> ::= <lstatement>; <stathsl> | <lstatement>
<lstaterneni> ::= <id>: <statement> | <statement>
<statement> ::= <assigmment> | <conditional> |
<while> | <break> | <for> | <compound> | <io>
where <id> is used for tracing rather than the target of
golo.

```

Assignment: The Assignment statement
<assignment> ::= <varid> := <expression>
where the coercion to the left-hand side identifier type is provided as described in table 1.
Conditional: In the Conditional statement
```

<conditional> ::= if <expression> then <Istatement>
else <lstatement> | if <expressioni>
then <lstatement>

```
the <expression> must evaluate to a Boolean value and an clse is associated with the immediately preceding then.

While:

Break: The Break statemenl
<break>::= break
has meaning only within the <lstatement> of a while statement, and causes control to skip to the statement following the immediately surrounding While statement.
For: In the For statement
    <lstatement>
the two expressions, the lower and upper limits of the iteration, respectively, are evaluated once prior to beginning the loop. If the lower und upper limit: are not integers, they are coerced to integers as deseribed in Tuble 1.

Compound: Notice that the Compound statement
<compound> ::= begin <stallisl> end
is not a block and may not contain declarations.
I/O:
In the While statement
<while> ::= while <expression> do <lstatement>
the expression must evaluate to a Boolean value. To assist in synchronization the compler recognizes the construction while true do <lstatement> as a spectal case and does not generate the conditional branch code.
```

<for> ::= for <id> := <expression> to <expression> do

```
```

<for> ::= for <id> := <expression> to <expression> do

```
The 1/O statements

\section*{Figure B. 1 (Continued)}
```

<io>::= <id> <- <id>

```
are restricted to simple variables, exactly one of which must be a port name. If the port name appears on the right, the statement reads from the indicated port; if the port name appears on the left, the statement writes to the indicated port. Data type consistency is not enforced across the communication links.
Expressions: The expressions
```

<expression> ::= <expression> <binary> <expression> |
<unary> <expression> I
<expression> <relational> <expression> |
<builtin> (<expression>)
(<expression>) |
<unsignint> | <unsignreal> | <character> |
<boolean>

```
have procedence and association as in the \(C\) programming language. Expressions of mixed type are coerced to the higher type, where types are ranked bool < char < int < real, as described in Table 1a. The operators are given in Table 1b.
```

bool $\rightarrow$ char: The Boolean bit becomes the
least significant bit; others are 0 .
char $\rightarrow$ bool: The least significant bit
forms the Boolean.
char $\rightarrow$ int: The 8 character bits become
least signiffcant bits; others are 0 .
int $\rightarrow$ char: The eight least significant
bits from the chararter.
int $\rightarrow$ real: Converted to floating point
notation.
real $\rightarrow$ int: The floating point value is
truncated and converted to integer form. All other
conversions are performed transitively.

```

Table 1. Semantics of representation conversion; conversions not listed are performed transitively: type \(1 \rightarrow\) type \(2 \rightarrow\) type 3 , etc

Figure B. 1 (Continued)
```

<unary>
+<real> noop

- <real> negation
~ <char> not

```

The type indicates the highest type for which the operation is defined; the operation is defined for all lower types.
\begin{tabular}{|c|c|}
\hline <binary> & \\
\hline <real> + <real> & addition \\
\hline <real> - <real> & subtraction \\
\hline <real> * <real> & mulliplication \\
\hline <real> / <real> & division \\
\hline <real> mod <real> & modulus \\
\hline <real\gg = <real> & greater than or equal \\
\hline <real\gg <real> & greater than \\
\hline <real> \(=\) / <real> & not equal \\
\hline <real> \llreal> & Jess than \\
\hline <Real> < = <real> & less than or equal \\
\hline <real> = <real> & equal \\
\hline <char> \& <char>
<char> |<char> & and \\
\hline <char> || <char> & ex exclusive or \\
\hline
\end{tabular}

Table 1b. XX operators.
Constants: The constants are unsigned integers and reals in standard formats, quoted (') characters and true and false.
Identifiers: All identifiers begin with a letter and are followed by any combination of letters and numerals. The maximum length of an identifter is 10 symbols.
Vectors can only be subseripted by character or integer types and are referenced using 1 origin.
Built in functions: The built in functions are not yet implemented.

Figure B. 1 (Continued)



Figure B. 28051 instruction set description and timings. (From [Intel].)

\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{LOGICAL OPERATIONS (CONTINUED)} \\
\hline Mnemo' & & Deatination & Byte Cyc \\
\hline ORL & A,@Ri & OR indirect RAM to Accumulator & 1.1 \\
\hline ORL & A,\#data & OR inmediate data to Accumulator & \(2 \quad 1\) \\
\hline ORL & direct, A & OR Accumulator to direct byte & 2.1 \\
\hline ORL & direct, \#data & OR immediate data to direct byte & 32 \\
\hline XRL & A, An & Exclusive-OR register to Accumulator & 1.1 \\
\hline XRL & A.direct & Exclusive-OR direct byte to Accumulator & \[
21
\] \\
\hline XRL & A.@Ri & Exclusive-OR indirect RAM to A & 1. 1 \\
\hline XRL & A,\#data & Exclusive-OR immediate data to \(A\) & 2. 1 \\
\hline XRL & direct, \(A\) & Exclusive-OR Accumulator to direct byte & \[
2 \quad 1
\] \\
\hline XRL & direct.\#data & Exclusive-OR immediate data to direct & 32 \\
\hline CLR & A & Clear Accumulator & 1.1 \\
\hline CPL & A & Complement Accumulator & 11 \\
\hline RL & A & Rotate Accumulator Left & 11 \\
\hline RLC & A & Rotate A Left through the Carry flag & 11 \\
\hline RR & A & Rotate Accumulator & \\
\hline & & Right & 11 \\
\hline RRC & A & Rotate A Right through Carry flag & 11 \\
\hline SWAP & A & Swap nibbles within the Accumulator & 1.1 \\
\hline \multicolumn{4}{|l|}{DATA TRANSFER} \\
\hline Mnem & & Description & Byte Cyc \\
\hline MOV & A,Rn & Move register to Accumulator & 11 \\
\hline MOV & A, direct & Move direct byte to & \\
\hline & & Accumulator & 2 \\
\hline MOV & A,@Ri & Move indirect RAM to Accumulator & 11 \\
\hline MOV & A,\#data & Mov immediate data to Accumulator & 2.1 \\
\hline MOV & An, \(A\) & Move Accumulator to register & 11 \\
\hline MOV & Rn,direct & Move direct byte to register & 22 \\
\hline MOV & Rn,\#data & Move immediate data to register & 21 \\
\hline MOV & direct, A & Move Accumulator to direct byte & 21 \\
\hline MOV & direct,Rn & Move register to direct byte & 2 2 \\
\hline MOV & direct, direct & Move direct byte to direct & 3.2 \\
\hline MOV & direct,@Ri & Move indirect RAM to direct byte & 2 - 2 \\
\hline
\end{tabular}

Figure B. 2 (Continued)

The 8051 has two built-in timers, ( 0 and 1). The following are the special function register locations used to operate timer 1.
\begin{tabular}{lll} 
tcon & 88 h & ; timer control register \\
tmod & 89 h & ; timer mode register \\
tl1 & 8 bh & ; timer register LSB \\
th1 & 8 dh & ; timer register MSB
\end{tabular}

To run a timed loop, first:
mov \(\quad\) tmod,\#10h
to set timer 1 to no gate and 16 bit mode. The time for the loop is set by
LOOPTIME: equ 150-7
where each loop will take \(150 \mu \mathrm{~s}\) and \(7 \mu \mathrm{~s}\) is the overhead to restart the timer. At the beginning of the loop use:
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{5}{*}{loop:} & clr & 2 & ; Clear a register \\
\hline & mov & tcon, a & ; Stop timer \\
\hline & mov & tl1, \({ }^{\text {a }}\) & ; Clear timer \\
\hline & mov & th1,a & \\
\hline & setb & tcon. 6 & ; Start timer \\
\hline
\end{tabular}

At the end of the loop, wait for the timer by using:
wait:
\begin{tabular}{|c|c|c|}
\hline \[
\begin{gathered}
\text { mov } \\
\text { cjne }
\end{gathered}
\] & \begin{tabular}{l}
a,\#high(LOOPTIME) \\
a,th 1, ,
\end{tabular} & ; Wait for MSB of LOOPTIME ; and timer 1 to match \\
\hline mov & a,\#low(LOOPTIME) & \\
\hline xrl & a,tl1 & ; xor LSBs to see if they are the same \\
\hline rre & a & ; move least significant bit ; into carry bit \\
\hline mov & a,\#low(LOOPTIME) & \\
\hline jnc & sync & ; Sync with timer, since the cjne takes \\
\hline nop & & ; \(2 \mu \mathrm{~s}\), there is a \(50 / 50\) chance the \\
\hline & & ; least significant bits of the timer \\
\hline & & ; and LOOPTIME will not match, this \\
\hline & & ; comparison should sync the program \\
\hline & & ; up with the timer so the least \\
\hline & & ; significant bits will always match. \\
\hline
\end{tabular}
sync:
\begin{tabular}{lll} 
cjne & a,tll,\$ & ; Wait for LSBs of LOOPTIME and timer 1 \\
sjmp & loop & to match
\end{tabular}

Figure B. 3 Using a built-in timer to control loop time.

This works for most values of LOOPTME; of course if LOOPTIME is shorter than the time for one loop, it will not work at all. If LOOPTIME equals \(\mathbf{2 5 6}\), for example, it will not work since \(256=100 \mathrm{~h}\). The MSBs will match at the same time the LSB's will match. But \(2 \mu \mathrm{~s}\) will pass before the LSBs are compared, so they won't match. For this case, only the MSBs need to be compared.

If the LOOPTIME is carefully chosen, the built-in timers can synchronize two cells which are executing different code.

Figure B. 3 (Continued)

The following gives examples, written in 8051 assembler code, of how the 8051 writes four bytes of data to the switch and how it reads one byte from the switch.

When writing a byte to the switch, the 8051 first writes the 3 bit direction tag to port 1 (p1) and the 8 bit data to external RAM location lowSWLat. The direction tag tells which port is being written to, where 0 is the north port, \(\mathbf{1}\) is northeast, and so on. The Switch hardware polls the output latches on all the cells and when data appears in a given latch, the Switch looks into a table to find where to send the data. Then it writes the data and a tag telling from where it came into the input queue of the destination cell.

Here is an example of how to send four bytes of data, stored in internal RAM, out of the north port. The numbers to the left of the instructions are the execution times in \(\mu \mathrm{s}\). The syntax for a move is: mov destination, source.
\begin{tabular}{|c|c|c|c|}
\hline 2 & mov & dptr,\#lowSWLat & ; Have dptr point to the Switch \\
\hline & & & ; Lattice port in external RAM. \\
\hline 2 & mov & p1,\#north & \begin{tabular}{l}
; 8051 builtin port one ( p 1 ) is where \\
; the three bit direction tag is written.
\end{tabular} \\
\hline 1 & mov & a,byte0 & \begin{tabular}{l}
; Move first byte from internal \\
; RAM into accumulator (a).
\end{tabular} \\
\hline 2 & movx & @dptr, \({ }^{\text {a }}\) & ; Store accumulator at location that dptr ; points to, which is the switch lattice. \\
\hline 11 & lcall & writedelay & ; It takes the switch \(12 \mu\) s to poll ; all the processors, so wait \(12 \mu \mathrm{~s}\) \\
\hline & & & ; to be sure the data have been sent. \\
\hline 1 & mov & a,bytel & ; get next data byte and write to switch. \\
\hline 2 & movx & @dptr, \({ }^{\text {a }}\) & ; Notice dptr does not have to be reset, ; nor does pl \\
\hline 11 & Icall & writedelay & ; Wait again \\
\hline 1 & mov & a,byte2 & \\
\hline 2 & movx & @dptr,a & ; Send third byte \\
\hline 11 & Icall & writedelay & \\
\hline 1 & mov & a,byte3 & \\
\hline 2 & movx & @dptr,a & ; send last byte \\
\hline
\end{tabular}

Figure B. 4 Example of 8051 code for inter-cell communication.

The call to writedelay takes \(11 \mu \mathrm{~s}\), the mov instruction takes \(1 \mu \mathrm{~s}\), giving the \(12 \mu\) delay needed between writes to the switch. The total time to write one 32 bit word is \(49 \mu\) s assuming no writes follow (thus the missing call to writedelay after the last mov @dptr, a). The three calls to writedelay give a total of \(33 \mu\) s spent waiting on the switch. In some applications, this time can be used doing useful operations. Data, by convention (not hardware restrictions), is sent least significant byte (LSB) first.

To read from the Switch:
\begin{tabular}{|c|c|c|c|}
\hline 2 & mov & dptr,\#lowSWLat & ; Same as writing \\
\hline 2 & jnb & p0.7. \(\$\) & ; Test bit 7 of 8051 port 0 \\
\hline \% & & & ; If not set, there is no data, ; so keep testing until there is some \\
\hline 2 & mov & a,@dptr & ; Get one byte of data. \\
\hline 1 & mov & byte0,a & ; Save \\
\hline 1 & mov & a,p0 & ; Read port 0 to see from which ; direction it came. \\
\hline
\end{tabular}

The program will loop on the jnb instruction until data arrives in the queue. Reading an empty queue is a fatal error. In some programs, owing to the structure of the program, the data is always in the queue when the switch is read, so checking port 0 bit 7 is not necessary. Otherwise it takes at least 2 \(\mu\) s to check for the presence of data.

Figure B. 4 (Continued)
\begin{tabular}{llll} 
& \multicolumn{3}{l}{ Write port directions } \\
& & \\
north & equ & 08 h & \\
ne & equ & 18 h & \\
east & equ & 28 h & \\
se & equ & 38 h & \\
south & equ & 48 h & \\
sw & equ & 58 h & \\
west & equ & 68 h & \\
nw & equ & \(\mathbf{7 8 h}\) & \\
ARG1 & equ & \(\mathbf{8 7 b 4 h}\) & ; Location of first argument \\
lowSWLat equ & \(\mathbf{0 c 0 0 0 h}\) & ; Location of switch lattice
\end{tabular}

Figure B. 5 Contents of ports.h.
```

;
; Wait }14\mathrm{ microseconds for switch to send data
;
writedelay:
nop
nop
writedelay 12:
; Wait }12\mathrm{ microseconds
nop
nop ; Each nop takes 1 microsecond to execute.
nop ; The call to writedelay takes 2 microseconds.
nop ; The return take 2 microseconds.
nop ; Calling and return from "writedelay" takes a
nop ; total of 13 microseconds. This leaves one
nop ... ; microsecond for the calling program to do
ret ; ; a register move.
;
; Wait for something to appear in input buffer
;
readwait:

```


Figure B. 6 Contents of util.h.


Figure B. 78051 program listing for 8 bit fast filter (f2).

Jan 26 10:59 1984 filter.s Page 2
```

    ;
    ;14 sum <- top;
    ;
    2
1
2
1
;
;13
;
in <- right;
2
;
;16 out <-sum
;16 out <-sum
;
;
;15
;
;15
movx a,@dptr ; in <- right
;
sum:= sum + coef * ln;
mov b,coef
mul ab
add a,sum+1 ; sum := sum + in * right
movx @dptr,a ; out <-sum
sum := sum + coef * in; (cont.)
mov sum+1,a
mov a,b
addc a,sum
mov sum,a
;
;16 out <-sum (cont.)
;
1
1
1
1
1
1
1
1
2
!
;17 end
;
2
movx a,@dptr ; sum <- top
mov sum+1,a
movx a,@dptr
mov sum,a
;
2
\because
1
1
1
1
.
nop
nop
nop
nop ;12 microseconds between writes
nop
nop
nop
mov a,sum
movx @dptr,a
sjmp main
\#include "util.h"
end

```

Figure B. 7 (Continued)

Jan 26 10:59 1984 input.s Page 1

2
;
; 12
    :
2
2
main:
mov r0,\#2 ; wait 6 microseconds so right values
djnz ro, \(\quad\); follow top values into cell.s
mov dptr,\#lowSWLat \(\quad\); dptr doesn't change after this
mov pl,\#west ; neither does pl
mov p0,\#0f0h
;
\begin{tabular}{llll} 
& org & 29 h & ; Start of readport buffers \\
i: & ds & 1 & ; Filter coefficient \\
sum: & ds & 2 & \\
right: & ds & 2 &
\end{tabular}

Program Name: input (f2)
Algorithm: None
Machine: \(\because \quad\) VLSI processor array, simulated by Poker.
Function: Generate input data for filter program.
Precision: Output: 16-bit unsigned.
Number of PEs: 1
Output: Departs from the east port.
org \(29 \mathrm{~h} \quad\); Start of readport buffers
mov r0,\#4 ; wait 9 microseconds so right values
djnz \(\quad \mathrm{r} 0, \$ \quad\); follow top values into cell.s
\(13 \quad\) out \(<-1\);
;
\[
;
\]
\[
;
\]
nop
org 08000h
\[
;
\]
; 8
\(1:=1\)
\#include "ports.h"
um: ds 2
right: \(\quad\) ds 2
;
mov a,i
movx @dptr,a ; out <-i
tmp <- sync;
jnb \(\quad \mathrm{p} 0.7, \$ \quad\) L Loop until data arrives
movx a,@dptr ; Dummy read on Switch port
\[
; 14
\]
\(1:=1+1\)
inc \(i \quad ; i:=i+1\)
;
; 15 end
;
end
sjmp main

Figure B. 7 (Continued)
\begin{tabular}{lll}
; & Program Name: & output (f2) \\
\(;\) & Algorithm: & None \\
; & Machine: & VLSI processor array, simulated by Poken \\
\(;\) & Function: & Receive output data from filter program \\
\(;\) & Precision: & and send it back to some filter cells. \\
\(;\) & Number of PEs: & 1
\end{tabular}
\#include "ports.h"
\begin{tabular}{lll} 
org & 29 h & ; Start of readport buffers \\
ds & \(\mathbf{1}\) & ; Filter coefficient \\
ds & 2 & \\
ds & 2 &
\end{tabular}
org 08000 h
mov dptr,\#lowSWLat ; dptr doesn't change after this mov pl,\#west ; neither does pl mov p0,\#0fOh
main:
;
\(; 10 \quad\) out \(<-\) in \(;\)
;
jnb p0.7, ; Wait for input
movx a,@dptr ; sum <- bottom Read LSB and send out
movx @dptr,a ; Send to other cells
mov \(\operatorname{sum}+1, a\)
jnb p0.7, ; Wait for input
movx a,@dptr ; Read MSB but don't send out
mov sum,a
;
11 end
;
sjmp main
end

Figure B. 7 (Continued)


Figure B. 7 (Continued)


Figure B. 88051 listing for fast filter program (f3).

Jan 26 14:12 1984 filter. 1 Page 2
2
```

movx @dptr,a ; out <-0
lcall writedelay
clr a
movx @dptr,a
lcall writedelay
clr $\quad a$
movx @dptr,a

```
main:
;
; 14
sum <- top;
;
;
; 13
;
;
; 15
;
;
; 16
;
movx a,@dptr ; sum <- top
mov sum + 2, a
movx a,@dptr
mov sum +1,a
movx a,@dptr
mov sum,a
In <- right;
jnb p0.7,\$ ; Wait for external input
movx a, © in <- LSB of right
sum \(:=\) sum + coef \(*\) in;

Figure B. 8 (Continued)

\section*{Jan 26 14:12 1984 filter. 1 Page 3}
```

1
inc sum ; but all will resync waiting for the next input
nocarry:
;
;13 in <-right; (cont)
;13 in <-right; (cont)
;
2
;
; 15
;
2
4
1
;
;18 out<- sum; (cont)
;
2
;
;15 sum:= sum + coef * in; (cont)
;
;16 out <-sum; (cont)
movx a,@dptr ; in <- MSB of right
sum := sum + coef * in; (cont)
movx @dptr,a % ; out <- middle byte of sum
mov sum+1,a
mov a,b
addc a,sum
mov sum,a
nop
nop
nop
nop
;
mov b,coef
mul ab
add a,sum+1
movx @dptr,a ; out <- MSB of sum
;
;17 end
;
2
*
mov b,coef
<, ;out<-midle byte or sum
*
sjmp main
\#include "util.h"
end

```

Figure B. 8 (Continued)

Jan 26 14:12 1984 input.s Page 1


Figure B. 8 (Continued)
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{4}{*}{2} & & movx & @dptr,a & ; out <-LSB of i \\
\hline & ; & & & \\
\hline & ; 14 & \multicolumn{2}{|l|}{\(1:=1+1 ;\)} & \(\cdots\) - \\
\hline & ; & & & \\
\hline 1 & & add & a, \#1 & ; \(\mathbf{i}:=\mathbf{i}+1\) \\
\hline 1 & & mov & \(\mathrm{i}+1, \mathrm{a}\) & \\
\hline 1 & & clr & a & \\
\hline 1 & & adde & a,i & \\
\hline \multirow[t]{4}{*}{1} & & mov & i,a & \\
\hline & & & & \\
\hline & ; 13 & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{out <-1; (cont)}} \\
\hline & ; & & & \\
\hline 1 & & nop & & \\
\hline 1 & & nop & & \\
\hline 1 & & nop & & \\
\hline 2 & & movx & @dptr,a & ; out <- MSB of i \\
\hline 1 & & mov & a,\#LOOP & \\
\hline 2 & & cjne & a,tl1,\$+3 & ; Wait for timer \\
\hline \multirow[t]{4}{*}{2} & & jnc & \$-3 & \\
\hline & ; & & & \\
\hline & ; 15 & end & & \\
\hline & ; & & & \\
\hline \multirow[t]{3}{*}{2} & & sjmp & main & \\
\hline & & & & \\
\hline & & end & & \\
\hline
\end{tabular}

Figure B. 8 (Continued)


Figure B. 8 (Continued)

Jan 26 14:12 1984 output.s Page 2
\begin{tabular}{|c|c|c|c|}
\hline 2 & movx & @dptr,a & ; Send out sum \\
\hline 2 & movx & a,@dptr & ; dummy read \\
\hline 1 & mov & sum \(+4, \mathrm{a}\) & \\
\hline 2 & 8jmp & main & \\
\hline
\end{tabular}

Figure B. 8 (Continued)


Figure B. 8 (Continued)


Figure B. 98051 programs for autocorrelation program a3 using 16-bit inputs and 32 -bit sums.


Figure B. 9 (Continued)

Jan 31 16:34 1984 auto.s Page 3
                    ljmp endloop \(\quad\) if( \(\mathrm{i}==\) samples \()\) goto endloop
                    sum := sum + left * top
                Where sum is 32 bits and left and top are 16 bits
;
\(\begin{array}{llll} & 30 & 31 & \text { (left) } \\ X & 2 \mathrm{e} & 2 f & \text { (top) }\end{array}\)
\(;+30 \times 2 f\) 31x2f
; + 30x2e 31x2e
; \(+2 \mathrm{a} \quad 2 \mathrm{~b} \quad 2 \mathrm{c} \quad 2 \mathrm{~d} \quad\) (sum)
loop:
;
; 36 sum :=sum + left * top
;
mov a,left \(+1 \quad\); LSB of left
mov b,top \(+1 \quad ; \mathrm{LSB}\) of top
mul ab
add \(a\), sum +3 ; LSB of sum (byte 4)
mov sum \(+3, a\)
mov a,b
addc a,sum +2 ; add in byte 3 of sum
mov \(\operatorname{sum}+2, a\)
clr a
addc a,sum +1 ; add carry to byte 2 of sum
mov sum \(+1, a\)
clr a
addc a,sum ; add carry to MSB of sum (byte 1)
mov sum,a
mov a,top+1 ; LSB of top
;
; 35
out <- top;
;
movx @dptr,a ; Send LSB of top to south port
; 36
sum \(:=\operatorname{sum}+\) top \(*\) left (cont)
;
\begin{tabular}{llll} 
mov & b,left & ; MSB of left \\
mul & ab & \\
add & a,sum +2 & & \\
mov & sum \(+2, a\) & & \\
mov & add to byte 3 of sum \\
maddc & a,sum +1 & & \\
mov & sum \(+1, a\) & & \\
clr & a & & \\
addc & a,sum & & \\
\hline
\end{tabular}

Figure B. 9 (Continued)


Figure B. 9 (Continued)
mov pl,\#east ; Next write is to east port

2
;
; 40
1
    *
    ; 41
    ;
    ;
    140
    ;
    sum \(:=\) sum t top left;
mov a,left \(+1 \quad\); LSB of left
mov b,top+1 ;LSB of top
mul ab
add a,sum +3 ; LSB of sum (byte 4)
mov sum \(+3, a\)
movx @dptr,a ; Send LSB of sum to east port
mov a,b
addc a,sum+2 ; add in byte 3 of sum
mov \(\operatorname{sum}+2, a\)
clr a
addc asum +1 ; add carry to byte 2 of sum
mov sum \(+1, a\)
clr a
addc a,sum \(\quad\); add carry to MSB of sum (byte 1)
mov sum,a
mov \(a\), top \(+1 \quad\); LSB of top
mov b,left ; MSB of left
mul \(\mathbf{a b}\)
add a,sum +2 ; add to byte 3 of sum
mov sum \(+2, a\)
mov a,b
addc \(a\), sum \(+1 \quad\); add to byte 2 of sum
mov sum \(+1, a\)
clr \(a\)
addc a,sum ; add carry to byte 1 of sum
mov sum,a
mov a,top ; MSB of top
mov b,left \(+1 \quad\); LSB of left
mul ab
add a,sum +2 ; add to byte 3 of sum
mov \(\operatorname{sum}+2, a\)
resulta <-sum;
movx ©dptr,a
(cont)
3


Figure B. 9 (Continued)
```

Jan}3116:341984 auto.s Page 7

```

1

1
```

mov sum,a
;
; 43 out <- sum;
;
$;$
$; 45$
$i$

```
clr a
nop
mov pl,\#south
movx @dptr,a ; write to switch
; Send a 0 to south port
; Wait for switch
mov r0,\#3
nop
djnz r0,\$ ; Wait 8 microseconds for switch
movx @dptr,a ; write to switch
end
ljmp main
```

; 45
end

```

Figure B. 9 (Continued)


Figure B. 9 (Continued)

Jan 31 16:34 1984 input.s Page 2

2

2

2

2

2
jnb p0.7,\$ ; if p0.7 is 0 there is no data to read ; so loop until there is
movx a,@dptr ; Read sync byte from switch
jnb \(\quad \mathrm{p} 0.7, \$ \quad\) if p 0.7 is 0 there is no data to read ; so loop until there is
movx a,@dptr ; Read sync byte from switch

\section*{;}
; 23
end
;
sjmp main
end

Figure B. 9 (Continued)


Figure B. 9 (Continued)


Figure B. 108051 program for autocorrelation program a4 using 8-bit inputs and 16 -bit sums.


Figure B. 10 (Continued)


Figure B. 10 (Continued)


Figure B. 10 (Continued)

Jul \(1212: 56 \quad 1984\) auto:s Page 1


Figure B. 118051 program for autocorrelation program a5, using asynchronous 16-bit input and 32 -bit output.

Jul 12 12:56 1984 auto.s Page 2
main:
;
;
;
; 30
;
mov dptr,\#lowSWLat ; This value will remain in dptr ; from now one
clr a
movx @dptr, a ; write 0 to switch
mov r0,\#5
\(;\)
djnz r0,\$.
clr a
movx @dptr,a ; write 0 to switch
\(1:=0\);
clr a
\(\operatorname{mov} i, a \quad ; i:=0\)
sum \(:=0 ;\)
\begin{tabular}{lr} 
mov & sum \(+3, a\) \\
mov & \(\operatorname{sum}+2, a\) \\
mov & \(\operatorname{sum}+1, a\) \\
mov & sum,a
\end{tabular}
\(1:=1+1 ;\)
inc i
\(; i:=i+1\)
top \(<-\) in1;
jnb po.7,\$ ; Wait for input from external program
movx a,@dptr ; Read LSB of top from switch
mov top+1,a
jnb \(\quad \mathrm{p} 0.7, \$ \quad\); Wait for input from external program
movx a,@dptr ; Read MSB of top from switch
mov top,a
left <- in2;
jnb po.7.\$ ; Wait for input from external program
movx a @dptr ; Read LSB of left from switch
mov left+1,a
jnb \(\quad \mathrm{p} 0.7, \$ \quad\); Wait for input from external program
movx a,@dptr ; Read MSB of left from switch
; sum :=0
; Wait 12 microseconds for switch
mov left,a

Figure B. 11 (Continued)
; 33 if \(\mathrm{i}<\) samples then
\begin{tabular}{lll} 
mov & a,i & \(;\) load \(i\) \\
cjne & a, \#samples,loop; \(;\) if( \(i!=\) samples) goto loop \\
ljmp & endloop & \(;\) if \((i==\) samples \()\) goto endloop
\end{tabular}
loop:
\begin{tabular}{|c|c|c|c|c|c|}
\hline ; & \multicolumn{5}{|c|}{sum : = sum + left * top} \\
\hline ; & \multicolumn{5}{|r|}{Where sum is 32 bits and left and top are 16 bits} \\
\hline ; & & & & \multirow[b]{2}{*}{(left)} & \\
\hline ; & & 30 & 31 & & \\
\hline ; & X & 2 e & 2 f (t & (top) & \\
\hline ; & ------ & -- & -- & & \\
\hline ; + & & \multicolumn{3}{|l|}{\(30 \times 2 \mathrm{f} 31 \times 2 \mathrm{f}\)} & \\
\hline ; + & \(30 \times 2 \mathrm{e}\) & \(31 \times 2 e\) & & & \\
\hline ; +2 a & 2 b & \multicolumn{3}{|l|}{2 c 2d (sum)} & \\
\hline ; & & & & & \\
\hline \multicolumn{6}{|l|}{;} \\
\hline ; 36 & & \multicolumn{4}{|l|}{sum : \(=\) sum + top * left;} \\
\hline \multicolumn{6}{|l|}{;} \\
\hline & & mov & a,left +1 & & ; LSB of left \\
\hline & & mov & b,top +1 & & ; LSB of top \\
\hline & & mul & & & \\
\hline & & add & a,sum +3 & & ; LSB of sum (byte 4) \\
\hline & & mov & sum \(+3, \mathrm{a}\) & & \\
\hline & & mov & a,b & & \\
\hline & & addc & a,sum + 2 & & ; add in byte 3 of sum \\
\hline & & mov & sum \(+2, \mathrm{a}\) & & \\
\hline & & & & & \\
\hline & & addc & a,sum +1 & & ; add carry to byte 2 of sum \\
\hline & & mov & sum \(+1, \mathrm{a}\) & & \\
\hline & & & a & & \\
\hline & & addc & a,sum & & ; add carry to MSB of sum (byte 1) \\
\hline & & mov & sum,a & & \\
\hline & & mov & a,top +1 & & ; LSB of top \\
\hline \multicolumn{6}{|l|}{;} \\
\hline \multicolumn{2}{|l|}{; 35} & \multicolumn{4}{|l|}{out <- top;} \\
\hline \multicolumn{6}{|l|}{,} \\
\hline & & movx & @dptr,a & & Send LSB of top to south port \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{; 38}} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{sum : \(=\) sum + top * left;}} & \\
\hline & & & & & ft; (cont) \\
\hline \multirow[t]{6}{*}{;} & & \multicolumn{3}{|l|}{\(\cdots\)} & \\
\hline & & mov & b,left & ; MS & MSB of left \\
\hline & & mul & ab & & \\
\hline & & add & a,sum +2 & & ; add to byte 3 of sum \\
\hline & & mov & sum \(+2, \mathrm{a}\) & & \\
\hline & & mov & a,b & & \\
\hline
\end{tabular}

Figure B. 11 (Continued)

Jul 12 12:56 1984 auto.s Page 4


Figure B. 11 (Continued)

clr \(\quad a \quad ; \quad\) Send a 0 to port 4
movx @dptra: ; write to switch
sum \(:=\) sum + left * top
\[
\text { sum }:=\text { sum }+ \text { top } * \text { left; }
\]
\[
;
\]
\[
; 40
\]
;
;
\[
;
\]

Where sum is 32 bits and left and top are 16 bits
mov a,left \(+1 \quad\); LSB of left
mov b,top +1 ; LSB of top
mul ab
add a,sum \(+3 \quad\); LSB of sum (byte 4)
mov sum \(+3, a\)
141 results <-sum;
mov pl,\#east ; Next write is to east port
movx @dptr,a ; Send LSB of sum to east port
sum := sum + top * left; (cont)
mov a,b
addc a,sum +2 ; add in byte 3 of sum
mov sum \(+2, a\)
clr a
addc a,sum +1 ; add carry to byte 2 of sum
mov \(\operatorname{sum}+1, a\)
clr \(\quad a\)
addc a,sum ; add carry to MSB of sum (byte 1)
mov sum,a
mov a,top+1 ; LSB of top
mov b,left
ab
add a,sum +2 ; add to byte 3 of sum
mov sum + 2,a
mov a,b
addc a,sum \(+1 \quad\); add to byte 2 of sum
mov sum +1,a
clr \(\quad a\)
Figure B. 11 (Continued)

Jul 12 12:56 1984 auto.s Page 6


Figure B. 11 (Continued)
```

2
movx @dptr,2 ; Send second byte of sum to east port
Initialize i and sum for next autocorrelation calculation
;44 1:=0;
1
l
;
;42
1
l
1
1
2
2
clr
;i:= 0
mov i,2
mum := 0;
mov sum+3,2 ; sum := 0
mov sum+2,2
mov sum+1,2
mev sum,z
mov pl,\#south
;
;45
end
ljmp main
end

```

Figure B. 11 (Continued)


2
\begin{tabular}{|c|c|c|}
\hline jnb & p0.7, \$ & ; Wait for input \\
\hline dump & 4,1 & \\
\hline db & 0a5h & \\
\hline dw & 4 & \\
\hline dw & 1 & \\
\hline
\end{tabular}
movx a,@dptr ; Read byte, and write it out again
movx @dptr,a
lcall writedelay
nop
mov p1,down
movx @dptr,a
Icall writedelay
sjmp main
next4:
main2:
mov up,\#ne ; This split is for pe1,1
mov down,\#east
mov pl,up ; Set direction up
jnb \(\quad \mathrm{p} 0.7, \quad\); Wait for input
; \(\quad\) dump 4,1
;
db \(0 \mathrm{a}^{5} \mathrm{~h}\)
dw 4
dw 1
movx a,@dptr
mov input \(+1, \mathbf{a}\)
jnb p0.7,\$ ; Wait for input
movx a,@dptr
mov input,a
mov a,imput +1 ; Send out first byte
movx @dptr,a
lcall writedelay
mov a,input ; Send out second byte
movx @dptr,a
Icall writedelay
mov a,input +1
mov pl,down ; Set direction to 2 (down)
movx @dptr,a
Icall writedelay
Figure B. 11 (Continued)

Jul 12 12:56 1984 split.s Page 3
\begin{tabular}{lll}
1 & mov & a,input \\
2 & movx & @dptr,a \\
2 & lcall & writedelay \\
2 & & \\
& & sjmp
\end{tabular}
\#include "./util.h"
end

Figure B. 11 (Continued)
```

/*
This routine will merge two data streams into one by
taking interlace number of data from the top, then
interlace number for the bottom.
Kludge: if interlace is 4, all data is read from
top is outputed, before reading data from the bottom.
*/
code merge(interlace);
trace tmp;
ports top,bottom,out;
begin
sint i;
int tmp,
top,bottom,out,
interlace,
bottomhold[4],
tophold[4];
if interlace = 4 then
while true do
begin
for i:= 1 to interlace do
begin
tmp <- top;
out <- tmp;
end;
tmp <- bottom;
out <- tmp;
end
else
while true do
begin
fori:=1 to interlace do
begin
tmp <- top; tophold[i]:= tmp;
tmp<- bottom; bottomhold[i]:= tmp;
end;
fori:= 1 to interlace do
out <- tophold[i];
for i:= 1 to interlace do
out <- bottomhold[i];
end;
end.

```

Figure B. 11 (Continued)
\begin{tabular}{|c|c|c|}
\hline ; & Program Name: & dtw, even.s (d2) \\
\hline ; & Algorithm: & Figure 6.23 \\
\hline ; & Machine: & VLSI processor array, simulated by Poker \\
\hline ; & Function: & Match two utterance using dynamic time warping \\
\hline ; & Precision: & Input coefficients: 8 bits, unsigned \\
\hline ; & & Distances: 16 bits, unsigned \\
\hline ; & & Output score: 16 bits, unsigned \\
\hline ; & Number of PEs: & \(2 \mathrm{r}+1\), where r is the width of the warping path \\
\hline ; & Parameters: & r , width of the warping path \\
\hline ; & & coefs, the number of coefficients per frame \\
\hline ; & & I, the number of frames per utterance \\
\hline ; & Input: & a vectors enter cells ( 1,7 ) and ( 1,8 ) \\
\hline ; & & b vectors enter cells ( 7,7 ) and (6,8) \\
\hline ; & Output: & scores appear in cell ( 4,6 ) \\
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
\#include "dtw.h" \\
\#include "init.h"
\end{tabular}}} \\
\hline & & \\
\hline ; & \multicolumn{2}{|l|}{Start of main loop, read a then \(b\) and find distance} \\
\hline \multicolumn{3}{|l|}{main:} \\
\hline \multicolumn{3}{|l|}{;} \\
\hline ; 46 & while true do & \\
\hline \multicolumn{3}{|l|}{;} \\
\hline & clr a & \\
\hline & mov tcon, \({ }^{\text {a }}\) & ; Stop timer \\
\hline & mov tll, \({ }^{\text {a }}\) & ; Clear timer \\
\hline & mov thi,a & \\
\hline & setb tcon. 6 & ; Start timer \\
\hline \multicolumn{3}{|l|}{3} \\
\hline ; 49 & for \(1:=1\) to & coefs do \\
\hline \multirow[t]{4}{*}{;} & & \\
\hline & mov r0,\#avec & ; r0 points to current a coef. \\
\hline & mov r1,\#bvec & ; rl points to current b coef. \\
\hline & mov r2,\#COEFS & \\
\hline & & \\
\hline \multicolumn{3}{|l|}{\multirow[b]{2}{*}{; 48 d \({ }^{\text {d }}\), \({ }^{\text {d }}\)}} \\
\hline & & \\
\hline & \[
\begin{array}{ll}
\operatorname{mov} & d+1, \# 0 \\
\text { mov } d, \# 0
\end{array}
\] & ; d : = 0 \\
\hline \multicolumn{3}{|l|}{\multirow[b]{2}{*}{input:}} \\
\hline & & \\
\hline ; & & \\
\hline ; 51 & sout <- ali]; & \\
\hline ; . & & \\
\hline
\end{tabular}

Figure B. 128051 routine used for DTW program d2.
\begin{tabular}{|c|c|c|c|c|}
\hline 1 & & mov & a,@r0 & ; get avec[?] \\
\hline 2 & & mov & pl,\#south & ; Set direction of write \\
\hline \multicolumn{5}{|c|}{\#ifdef BOTTOM} \\
\hline 1 & \multicolumn{4}{|c|}{nop} \\
\hline 1 & & nop & & \\
\hline \multicolumn{5}{|c|}{\#else} \\
\hline 2 & & movx & @dptr, \({ }^{\text {a }}\) & ; send avec[?] to switch \\
\hline \multicolumn{5}{|c|}{\#endif} \\
\hline \multirow[t]{4}{*}{2} & & lcall & writedelay & \\
\hline & ; & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{bout <-b[i];}} \\
\hline & ; 51 & & & \\
\hline & ; & & & \\
\hline 1 & & mov & a,@ri & ; Send bvec[?] \\
\hline \multirow[t]{2}{*}{2} & & mov & p1,\#nw & ; Set new direction \\
\hline & \multicolumn{4}{|l|}{\#ifdef TOP} \\
\hline 1 & & nop & & \\
\hline \multirow[t]{2}{*}{1} & & nop & & \\
\hline & \multicolumn{4}{|l|}{\#else} \\
\hline \multirow[t]{5}{*}{2} & & movx & @dptr, \({ }^{\text {a }}\) & ; send avec|?] to switch \\
\hline & \#endif & & & \\
\hline & ; & & & \\
\hline & ; 53 & \multicolumn{3}{|l|}{atmp <- ain; a[i]: = atmp;} \\
\hline & \multicolumn{4}{|l|}{;} \\
\hline 2 & & movx & a,@dptr & ; get a coef \\
\hline 1 & & mov & @r0, \({ }^{\text {a }}\) & ; save for next time \\
\hline 1 & & inc & r0 & \\
\hline 1 & & mov & b, \(\mathbf{a}\) & \\
\hline 1 & & mov & r3,\#4 & ; Wait 9 more uS for b values \\
\hline \multirow[t]{4}{*}{2} & & djnz & r3, \$ & \\
\hline & ; & \multicolumn{3}{|l|}{\multirow[b]{2}{*}{btmp <- bin; b[i]:= btmp;}} \\
\hline & ; 54 & & & \\
\hline & \multicolumn{4}{|l|}{;} \\
\hline 2 & & movx & a,@dptr & ; get b coef \\
\hline 1 & & mov. & @r1,a & \\
\hline \multirow[t]{5}{*}{1} & & inc & r1 & \\
\hline & ; & \multicolumn{3}{|l|}{Find local distance d} \\
\hline & ; & & & \\
\hline & ; 56 & tmpl & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(:=a t m p-b t m p ;\)}} \\
\hline & \multicolumn{2}{|l|}{;} & & \\
\hline 1 & & clr & c & \\
\hline 1 & & subb & a,b & ; acc := a-b \\
\hline 2 & & jab & acc.7,dist2 & ; take absolute value of acc \\
\hline 1 & & cpl & a & \\
\hline \multirow[t]{3}{*}{1} & & inc & a & \\
\hline & distl: & & & \\
\hline & & & & \\
\hline
\end{tabular}

Figure B. 12 (Continued)

Jul 11 10:52 1984 even.s Page 3


Figure B. 12 (Continued)

Jui \(1110: 521984\) even.s Page 4


Figure B. 12 (Continued)


Figure B. 12 (Continued)

Jul 11 10:52 1984 even.s Page 6
\(\operatorname{mov} \min +1, t m p 2+1 \quad\); \(\min :=t m p 2\)
mov min,tmp2
nop ; Used to make both paths same length
nop
;
; 75 If tmp3 \(<\) min then
;
next2:
cmp2:
\(\begin{array}{ll}\text { mov } \\ \text { cjne } & \text { a,tmp3 } \\ \text { a,min,cmp25 }\end{array}\)
\(\begin{array}{ll}\text { mov } & \text { a,tmp } 3+1 \\ \text { cjne } & \text { a,min }+1, \text { cmp2 }\end{array}\) ; Compare MSB
jc next25 ; This makes the timing on
nop ; both branches the same
nop
sjmp next3
cmp25:
nop
sjmp cmp2 ; Keep paths the same length
next25:
;
; \(70 \quad\) min \(:=\mathbf{t m p 3} ;\)
\(\operatorname{mov} \min +1, \mathrm{tmp} 3+1 \quad ; \min :=\mathrm{tmp} 3\)
next3:
;
; 78
\(g:=d+\min ;\)
;

;
;
jc next \(32 \quad\); if carry, \(g>\) inf
cjne a,inf, \(\$+3 \quad\); if \(g>\inf\)
jnc next35 ; This makes the timing on both
nop ; branches the same
sjmp next4
next32:
Figure B. 12 (Continued)

\section*{Jul 11 10:52 1984 even.s Page 7}


Figure B. 12 (Continued)

Jul 11 10:52 1984 even.s Page 8


Figure B. 12 (Continued)

Jul 11 10:52 1984 even.s Page 9


Figure B. 12 (Continued)

\#include "ports.h"
\#include "dtw.h"
\#include "init.h"
; Start of main loop, read a then \(\mathbf{b}\) and find distance
main:

;
;44 for \(1:=1\) to coeff do
;
\begin{tabular}{lll} 
mov & r0;\#avec & \(;\) r0 points to current a coef. \\
mov & 1,\#bvec & \(;\) r1 points to current b coef. \\
mov & r2,\#COEFS & \\
mov & \(d+1, \# 0\) & \(; d:=0\) \\
mov & \(d, \# 0\) &
\end{tabular}
input:
;
40 aout <-a[1];
\(;\)
\#ifdef
mov a,@r0 ; get avec[?]
mov p1,\#south ; Set direction of write
BOTTOM
nop
nop
movx @dptr, a ; send avec[?] to switch
\#endif
2
Icall writedelay
Figure B. 12 (Continued)

Jul 11 11:36 1984 odd.s Page 1


Figure B. 12 (Continued)


Figure B. 12 (Continued)

Jul 11 11:36 1984 odd.s Page 3
mov \(\mathrm{a}, \mathrm{d}+1\)
mov \(\mathrm{a}, \mathrm{d}+1\)
mov pl,\#sw ; \(\quad\) DTbot \(<-\) d
mov pl,\#sw ; \(\quad\) DTbot \(<-\) d
movx ©dptr,a
movx ©dptr,a
lcall writedelay
lcall writedelay
mov a,d
mov a,d
movx @dptr,a
movx @dptr,a
Icall writedelay
Icall writedelay
DTtop <- d;
mov \(\mathrm{a}, \mathrm{d}+1\)
mov pl,\#west ; DTtop <-d
movx @dptr,a
Icall. writedelay
mov a,d
movx @dptr,a
tmp2 : \(=\mathbf{g}+\mathbf{d}\);
mov \(\mathrm{a}, \mathrm{d}+1 \quad ; \operatorname{tmp} 2:=\mathrm{g}+\mathrm{d}\)
add a,g+1
mov \(\quad \operatorname{tmp} 2+1, \mathrm{a}\)
mov a,d
addc a,g
mov tmp2,a
    ; 59
Dbot <- DTbot;
movx a,@dptr \(\quad\); Dbot <- DTbot
mov Dbot +1, a
movx a@dptr
mov Dbot, a
tmp1 :=Gbot + 2*Dbot; /* Find minimum path
mov a,Dbot \(+1 \quad ;\) tmp1 \(:=\) Gbot \(+2 *\) Dbot
rla
mov tmpl \(+1, \mathrm{a} \quad ; \quad\) tmpl \(:=2 *\) Dbol
mov a,Dbot
rlc a
mov tmp1,a
mov \(\quad\) a,tmp1 +1
add a,Gbot+1
mov tmp1+1,a
mov a,Gbot
addc a,tmpl
mov tmpl,a

Figure B. 12 (Continued)

Jul 11 11:36 1984 odd.s Page 4


Figure B. 12 (Continued)

Jul 11 11:36 1984 odd.s Page 5

1

1
2
1
2
nop
if \(\operatorname{tmp} 3<\min\) then

> if tmp3 < min
mov a,tmp3 ; Compare MSB
cjne a,min,cmp25
mov a,tmp3+1 ; Compare LSB
cjne \(\quad a, \min +1, c m p 2\)
jc next25 ; This makes the timing on
nop ; both branches the same
nop
sjmp next3
cmp25:
nop
sjmp cmp2
;
; 71 min :=tmp3;
;
next25:
\(\operatorname{mov} \min +1, \mathrm{tmp} 3+1 \quad ; \min :=\mathrm{tmp} 3\)
mov min,tmp3
\(g:=d+\min\)
; 74
;
next3:
\begin{tabular}{ll}
\(\operatorname{mov}\) & a, min +1 \\
add & \(\mathbf{a}, \mathrm{d}+1\) \\
mov & \(\mathrm{g}+1, \mathrm{a}\) \\
\(\operatorname{mov}\) & a, min \\
addc & \(\mathrm{a}, \mathrm{d}\) \\
mov & \(\mathrm{g}, \mathrm{a}\) \\
\(\operatorname{mov}\) & a, min
\end{tabular}
\(1 f\) min \(<\) inf then
if \(\mathrm{g}>\) inf then
\(\mathbf{g}:=0\)
\begin{tabular}{lll} 
jc & next 32 & ; if carry, \(g>\) inf \\
cjne & a,inf, \(\$+3\) & ; if \(g>\) inf \\
jnc & next 35 & ; This makes the timing on both \\
nop & & ; branches the same \\
sjmp & next4 &
\end{tabular}

Figure B. 12 (Continued)

Jul 11 11:36 1984 odd.s Page 6
next32:

1
1
1
1
```

        nop
            nop
            nop
            nop
        else else
    ```
\[
g:=0
\]
; 75
; 76
; next35:
```

;78 DTbot <-g;

```
;
next4:
\begin{tabular}{|c|c|c|}
\hline mov & p1,\#sw & ; DTbot<-g \\
\hline mov & a,g+1 & \\
\hline movx & @dptr, \({ }^{\text {a }}\) & \\
\hline lcall & writedelay & \\
\hline mov & a,g & \\
\hline movx & @dptr, a & \\
\hline lcall & writedelay & \\
\hline
\end{tabular}
        \(;\)
        \(; 70 \quad\) DTtop \(<-\) g
        ;
            mov \(\mathbf{a}, \mathrm{g}+1\)
            mov p1,\#west ; DTtop \(<-\mathrm{g}\)
            movx @dptr,a
            lcall writedelay
            mov a,g
            movx @dptr,a
            lcall writedelay
            Gbot <- DTbot;
            \(\begin{array}{ll}\text { movx } & \text { a,@dptr } \\ \text { mov } & \text { Gbot }+1, \mathbf{a} \\ \text { movx } & \begin{array}{l}\text { a,@dptr } \\ \text { mov } \\ \text { Gbot,a }\end{array}\end{array} \quad ;\) Gbot \(<-\) DTbot
            ; 82
            Gtop <- DTtop;
                    movx a,@dptr \(\quad\); Gtop <- DTtop
                    mov Gtop +1 , a

Figure B. 12 (Continued)
movx a,@dptr
mov a,\#low(LOOPTIME); Wait for timer xrl a,tll ; xor LSBs to see if they are the same rrc a ; move LSB into carry bit mov a,\#low(LOOPTIME) jnic sync ; Sync with timer, since the cjne takes nop \(\quad ; 2 \mathrm{uS}\), there is a \(50 / 50\) chance the LSB ; will not match, this comparison should ; sync the program up with the timer so ; with LSB will always match
```

sync:

|  | cjne a,tl1,\$ |
| :--- | :--- | :--- |
| ;87 | end; |
| $;$ | ljmp main |

\#include "util.h"
;
;88 end.
;
end

```

Figure B. 12 (Continued)

Jul 11 10:53 1984 dtw.h Page 1
\begin{tabular}{lll} 
COEFS equ & 4 & ; \(\quad\) Number of coefficients used \\
LOOPTIME equ & \(510-7\) & ; Total number of microseconds per loop
\end{tabular}
\#include "ports.h"
\begin{tabular}{|c|c|c|c|}
\hline \multirow{4}{*}{avec: bvec:} & org & 29h & \multirow[t]{2}{*}{; Start of readport buffers} \\
\hline & ds & COEFS & \\
\hline & ds & COEFS & \\
\hline & ds & 1 & ; number of coefficients used \\
\hline d: & ds & 2 & ; local distance \\
\hline Dbot: & ds & 2 & - \\
\hline Dtop: & ds & 2 & \\
\hline g : & ds & 2 & ; Total accumulated distance \\
\hline Gbot: & ds & 2 & \\
\hline Gbotoid:ds & 2 & & \\
\hline Gtop: & ds & 2 & \\
\hline Gtopold:ds & 2 & & \\
\hline inf: & ds & 2 & ; Infinity 16 bit \\
\hline inf8: & ds & 1 & ; Infinity 8 bit \\
\hline & ds & 1 & \\
\hline min: & ds & 2 & , \\
\hline tmpl: & ds & 2 & \\
\hline tmp2: & ds & 2 & \\
\hline tmp3: & ds & 2 & \\
\hline
\end{tabular}

Figure B. 12 (Continued)

Jul 11 10:55 1984 init.h Page 1

```

mov r0,\#avec ; Initialize a and b vectors to inf8
mov r2,\#2*COEFS
mov a,inf8

```
init1:
;
; 42
a[i]:= inf;
; 43
\(b[i]:=\inf ;\)
mov @r0,a ; set avec and bvec to inf8
inc r0
djnz r2,init1
Gbotold := lnf;
Gtopold := inf;
Gbot : = Inf;
Gtop: \(=\) inf;
Dbot : \(=\operatorname{lnf}\);
Dtop: = inf;
\(\mathbf{g}:=\mathbf{0}\);


Figure B. 12 (Continued)
\(\left.\begin{array}{lll}; & \begin{array}{l}\text { Program Name: } \\ \text { Algorithm: }\end{array} & \begin{array}{l}\text { dtw, repeat.s (d2) } \\ \text { Figure } 6.16 ? ?\end{array} \\ \text { Machine: }\end{array} \quad \begin{array}{l}\text { VLSI processor array, simulated by Poker } \\ \text { 32 bit coef are input, the upper three }\end{array}\right)\)
\#include "ports.h"
\begin{tabular}{|c|c|c|}
\hline & org & 29h \\
\hline count: & ds & 1 ; Number of coefs input, or frames output \\
\hline vcount: & ds & 1 . ; Number of vocabulary outputted \\
\hline aindex: & ds & 2 ; Pointer to next location in aarch in EXRAM \\
\hline avec: & ds & COEFS ; INRAM temp storage for on frame \\
\hline inf8: & ds & 1. ; 8 bit infinity \\
\hline & org & 8000h \\
\hline & mov & inf8,\#0fh \\
\hline & mov & dptr,\#lowSWLat \\
\hline & mov & p0,\#of0h - ; This is for good luck \\
\hline & mov & pl,\#ne ; All data goes out the ne port \\
\hline
\end{tabular}
; \(\quad\) Start of loop to read in the word and store in EXRAM
main:
```

mov count,\#0
mov aindex +1,\#low(aarch)
mov aindex,\#high(aarch)

```
moredata:
\begin{tabular}{lll} 
jnb & p0.7,\$ & ; Wait for input \\
movx & a,@dptr & \\
inc & count & \\
mov & dpl,aindex +1 & ; Get pointer to aarch
\end{tabular}

Figure B. 12 (Continued)

Jul 11 11:42 1984 repeat.s Page 2


Jul 11 11:42 1984 repeat.s Page 3

2
mov dph,aindex
transfer:
\begin{tabular}{lll} 
movx & a,@dptr \(\quad\) ( Move one frame from EXRAM to INRAM \\
mov & @r0,a \\
inc & r0 \\
inc & dptr \\
djnz & r2,transfer \\
mov & aindex +1, dpl \\
mov & aindex,dph
\end{tabular}
;
;
Wait for timer
\begin{tabular}{|c|c|c|}
\hline mov & a,\#high(LOOPT & TIME) \\
\hline cjne & a,th1,\$ & ; Wait for upper 8 bits to match \\
\hline mov & a,\#low(LOOPT & IME); Wait for timer \\
\hline xrl & a,tll & ; xor LSBs to see if they are the same \\
\hline rre & a & ; move LSB into carry bit \\
\hline mov & a,\#low(LOOPTI & IME) \\
\hline jnc & syac & ; Sync with timer, since the cjne takes \\
\hline nop & & ; 2 uS , there is a \(50 / 50\) chance the LSB \\
\hline & & ; will not match, this comparison shoul \\
\hline & & ; sync the program up with the timer \\
\hline & & ; with LSB will always match \\
\hline
\end{tabular}
sync:
cjne a,t11,\$

Turn on timer
\begin{tabular}{lll} 
clr & a & \\
mov & tcon;a & ; Stop timer \\
mov & tll,a & ; Clear timer \\
mov & th1,a & \\
setb & tcon, & ; Start timer \\
& & \\
mov & dptr,\#lowSWLat \\
mov & r0,\#avec & \\
mov & r2,\#COEFS & \\
& & \\
mov & a,@r0 & \\
movx & @dptr, & \\
inc & r0 & \\
lcall & writedelay & \\
djnz & r2,sendout & \\
&
\end{tabular}

Figure B. 12 (Continued)

\section*{Jul 11 11:42 1984 repeat.s Page 4}


Figure B. 12 (Continued)

Jul 1111:58 1984 seq.s Page 1


\section*{\#include "./ports.h"}


Figure B. 12 (Continued)

Jul 11 11:58 1984 seq.s Page 2


Figure B. 12 (Continued)

\section*{Jul 11 11:58 1984 seq.s Page 3}


Figure B. 12 (Continued)

Jul 11 11:58 1984 seq.s Page 4

2

1
1
1
1
2
1
1
cjne a,th1,\$
mov a,\#low(LOOPTIME)
xrl a,tll ; xor LSBs to see if they are the same
rre a ; move LSB into carry bit
mov a, \#low(LOOPTIME)
jnc sync ; Sync with timer, since the cjne takes
nop \(\quad ; 2 \mathrm{uS}\), there is a \(50 / 50\) chance the LSB
; will not match, this comparison should
; sync the program up with the timer so
; with LSB will always match
sync:
2
2
\#include "./util.h"
barch:
\begin{tabular}{|c|c|c|}
\hline db & 168 & ; alll \\
\hline db & 138 & \\
\hline db & 143 & \\
\hline db & 84 & \\
\hline db & 170 & \\
\hline db & 131 & \\
\hline db & 147 & \\
\hline db & 82 & \\
\hline db & 0 ff & ; Put inf vector between words \\
\hline db & Offh & \\
\hline db & Offh & \\
\hline db & 0ffh & \\
\hline db & 152 & ; less (the word) \\
\hline db & 112 & \\
\hline db & 152 & \\
\hline db & 85 & \\
\hline db & 151 & \\
\hline db & 110 & \\
\hline db & 149 & \\
\hline db & 86 & \\
\hline db & Off & ; Put inf vector between words \\
\hline db & Off & \\
\hline db & Off & \\
\hline db & Off & \\
\hline db & 170 & ; alll with frames 1 and 2 reversed \\
\hline db & 131 & \\
\hline db & 147 & \\
\hline
\end{tabular}

Figure B. 12 (Continued)

Jul 11 11:58 1984 seq.s Page 5
\begin{tabular}{lll}
db & 82 & \\
db & 168 & \\
db & 138 & \\
db & 143 & \\
db & 84 & \\
db & 0 ffh & \\
db & 0 ff & \\
db & 0 ffh & \\
db & 0 ffh & \\
& & \\
end & &
\end{tabular}

Figure B. 12 (Continued)

\section*{Jul 11 12:03 1984 scores.s Page 1}

\#include "ports.h"
\begin{tabular}{lll} 
& org & 029 h \\
input: & ds & 2 \\
lastzero: & ds & 1 \\
scores: & ds & \(2 *(2+1)\)
\end{tabular}\(\quad ;==1\) if last value was a 0
org 8000h
mov dptr,\#lowSWLat ; Get switch address
mov p0,\#0f0h
mov r0,\#scores \(\quad\) r0 points to the next hi location in scores
mov rl,\#scores+1 ; r1 points to the next lo location in scores
main:
\begin{tabular}{lll} 
jnb & p0.7,\$ & ; Wait for input \\
dump & 17,1 & \\
db & \(0 a 5 h\) & \\
dw & 17 & \\
dw & 1 & \\
movx & a,@dptr & ; Read byte \\
mov & input+1,a & ; Save \\
jnb & p0.7, \(\$\) & ; Get second byte
\end{tabular}
movx a,@dptr
mov input,a
clr \(\quad a \quad\); jump if input \(!=0\)
cjne a,input,notyet
cjne a,input+1,notyet
cjne a,lastzero,notyet2
The input was zero, so the pervious input was a good score ; increment the scores pointer ( r 0 and rl ) and don't save ; the zero values
            inc ro

Figure B. 12 (Continued)

Jul 11 12:03 1984 scores.s Page 2
\begin{tabular}{|c|c|c|c|}
\hline 1 & & inc & r0 \\
\hline 1 & & inc & r1 \\
\hline 1 & & inc & r1 \\
\hline 2 & & mov & lastzero,\#1 \\
\hline 2 & & sjmp & main \\
\hline & notyet: & & \\
\hline 2 & & mov & lastzero,\#0 \\
\hline & notyet2: & & \\
\hline 2 & & mov & @r0,input \\
\hline 2 & & mov & @r1,input+1 \\
\hline 2 & & sjmp & main \\
\hline
\end{tabular}

Figure B. 12 (Continued)


Figure B. 13 Program to output stored speech signal.
\begin{tabular}{ll} 
inc & dptr \\
mov & in +1, dpl \\
mov & in,dph \\
mov & \\
movx & @dptr, \#lowSWLat \(\quad ;\) send byte to switch
\end{tabular}
; If you are at the end of the word, start over again
mov \(\quad\) a, in +1
cjne a,\#low(dataend), wait
mov \(a\),in
cjne a,\#high(dataend), wait
mov in +1,\#low(word)
mov in,\#high(word)
;
wait:

sync:
cjne \(a, t l 1, \$\)
sjmp main ; Wait for rest of PEs to work
word:
\#include "all1.h" ; The file "all.1h" contains the ; speech data
dataend:
db
end

Figure B. 13 (Continued)

main:

Program Name: filter

Machine:
Function:

Precision:

Number of PEs:
Parameters:
Input:

Loop Time: \(85 \mu \mathrm{~s}\)
Max Sample Rate: 11 KHz
\#include "ports.h"
\begin{tabular}{|c|c|c|c|}
\hline & org & 29h & ; Start of readport buffers \\
\hline sign: & ds & 1. & ; Sign of sum \\
\hline sum: & ds & 2 ; ; & ; last value * COEF \\
\hline last: & ds & 2 & ; last value \\
\hline & org & 08000h & \\
\hline & mov & dptr,\#lowSWLat & t. ; dptr doesn't change after this \\
\hline & mov & pl,\#east ; & ; neither does pl \\
\hline & mov & p0,\#0f0h & \\
\hline & clr & a & \\
\hline & mov & sum \(+1, \mathrm{a}\) & ; \(8 \quad\) sum \(:=0\) \\
\hline & mov & sum \(+0, \mathrm{a}\) & \\
\hline & mov & sign,a & \\
\hline & clr & ; & ; clear carry flag (no borrow) \\
\hline
\end{tabular}
\begin{tabular}{lll} 
jnb & p0.7,\$ & ; Wait for external input \\
movx & a,@dptr & ; in <-LSB of right \\
mov & last \(+1, \mathrm{a}\) & ; Save for later
\end{tabular}
sum \(:=\mathbf{a}-\) sum;
subb a;sum \(+1 \quad ;\) sum \(:=a-\) sum carry flag was cleared
mov sum + 1,a
; at end of loop
jnb p0.7,\$ ; Wait for next byte
Figure B. 14 Assembly language program for preemphasis filtering.

positive:
pos:
\begin{tabular}{ll} 
clr & \(a\) \\
mov & sign,a \\
clr & \(c\) \\
ljmp & main \\
end &
\end{tabular}

Figure B. 14 (Continued)


Figure B. 15 Assembly language program for autocorrelation.

loop:
sum := sum + left * top
Where sum is 32 bits and left and top are 16 bits
; 36 sum : = sum + top * left;
;
\begin{tabular}{|c|c|c|}
\hline mov & a, left +1 & ; LSB of left \\
\hline mov & b,top +1 & ; LSB of top \\
\hline mul & ab & \\
\hline xrl & a,sign & ; change sign if needed \\
\hline mov & c,sign. 7 & \\
\hline addc & a,sum +3 & ; LSB of sum (byte 4) \\
\hline mov & sum \(+3, \mathrm{a}\) & \\
\hline mov & a,b & \\
\hline xr & a,sign & ; change sign if needed \\
\hline addc & a,sum +2 & ; add in byte 3 of sum \\
\hline mov & sum \(+2, \mathrm{a}\) & \\
\hline mov & a,sign & \\
\hline addc & a,sum +1 & ; add carry to byte 2 of sum \\
\hline
\end{tabular}
mov left,a
xrl a,top ; exclusive or signs to see what sign result is
jnb acc.7,there
mov sign,\#0fh ; result is negative
;
; 33
if i < samples then
;
there:
dump 1,1
db \(0 a 5 h\)
dw 1
dw 1
mov a, left ; remove sign bit from left
anl a,\#07th
mov left,a
mov \(a, i \quad\); load \(i\)
cjne a,\#samples,loop; if(i! \(=\) samples) goto loop
ljmp endloop ; if( \(i==\) samples) goto endloop

Figure B. 15 (Continued)


Figure B. 15 (Continued)
```

            anl a,#7fh ; Remove sign bit from top
            mov b,left ; LSB of left
            mul ab
            xrl a,sign ; change sign if needed
            mov c,sign.7
            addc a,sum+1 ; add to byte 2 of sum
            mov : sum+1,a
            mov a,b
            xrl a,sign ; change sign if needed
            addc a,sum ; add to MSB of sum (byte 1)
            mov sum,a
                    end
                    ljmp main
                    endloop:
                    ;
                    ;43 out <-sum;
    ;
; sum := sum + left * top
; %
40 sum := sum + top * left;
mov a,left+1 ; LSB of left
mov b;top+1 ; LSB of top
mul ab
xrl a,sign ; change sign if needed
mov c,sign.7
addc a,sum +3 ; LSB of sum (byte 4)
mov sum+3,a
;
;
clr a ; Send a 0 to south port bottom <-0
movx @dptr,a ; write to switch
mov r0,\#6
djnz r0,\$ ; Wait 14 microseconds for switch
clr a ; Send a 0 to port 4
movx@dptr,a ;write to switch
;

```

Figure B. 15 (Continued)


Figure B. 15 (Continued)
addc \(\quad\) a,sum +1
mov
sum \(+1,2\)
mov a,sign
adde a,sum ; add carry to byte 1 of sum
mov sum,a
mov a,top ; MSB of top
anl a,\#7h ; Remove sign bit from top
mov b,left ; MSB of left
mul \(\mathbf{a b}\)
xrl a,sign ; change sign if needed
mov c,sign. 7
addc a,sum +1 ; add to byte 2 of sum
; 41
results <-sum; (cont)
;
movx @dptr; ; Send second byte of sum to east port
;
; 40
\(;\)
    ; 41
movx@dptra Send second byte of sum to east port
Initialize i and sum for next autocorrelation calculation
\(1:=0\)
\(\begin{array}{ll}\text { clr } & a \\ \text { mov } & i, a\end{array}\) ; i \(:=0\)
sum \(:=0\);
mov sum \(+3, a \quad ;\) sum \(:=0\)
mov sum \(+2, a\)
mov sum+1,a
mov sum;a
mov pl,\#south

Figure B. 15 (Continued)
\begin{tabular}{ll} 
& ; 45 \\
2 & end \\
& \\
& \\
& \\
& ljmp main
\end{tabular}

Figure B. 15 (Continued)```


[^0]:    Yoder, Mark Alan and Jamieson, Leah H., "Parallel Algorithms for Isolated and Connected Word Recognition" (1984). Department of Electrical and Computer Engineering Technical Reports. Paper 531.
    https://docs.lib.purdue.edu/ecetr/531

[^1]:    * The figures Myers gives are 57.8 to 90.8 ms for combinatorics with local distance measures requiring $80 \%$ of the computation time.

[^2]:    * Since the processing elements in the SIMD machine are different from those in the VLSI processor array, they will be called "PEs" in the SIMD machine and "cells" in the VLSI processor array.

[^3]:    *Myers [MRR80] would describe these restrictions as Type I local constraints with an unsmoothed Type $d$ weighting function.

[^4]:    * A linear time warp is commonly used on both the test and reference patterns to make them the same length, allowing the assumption that $\mathrm{I}=\mathrm{J}$.

[^5]:    *A loop, as used here, is defined as the time after vector $\underline{\mathfrak{a}}_{x}$ eaters the grid and before vector $\mathbf{a}_{x+1}$ enters.

[^6]:    * If no adjustment window is used, the PEs are numbered $-(\mathrm{I}-1),-(\mathrm{I}-2), \ldots,-1,0,1, \ldots, \mathrm{I}-2, \mathrm{I}-1)$.

[^7]:    *The assembly language programs for all the simulations in this chapter are listed in Appendix $A$.

[^8]:    *The time of a multiplication step is the time used by one multiplication operation in several PEs in parallel.

[^9]:    *Unlike the method used in $[\mathrm{RaSa} 75]$, lothresh and hithresh are not adaptive. They are constants that are set before the program is executed.

[^10]:    *Contains the endpoint routine.

[^11]:    *Although Poker documentation calls their processors PEs, I will continue to call the processors associated with VLSI arrays cells, and reserve the label PEs for processors in an SIMD machine.

[^12]:    $x x$ does have a short integer ( $\sin t$ ) which is 8 bits, unsigned. Being unsigned reduces its usefulness for this application.

[^13]:    *These numbers assume $p=4$ and four cells in the machine.

