# Method for selecting coupling and by-pass capacitors in multi-stage linear circuits 

Vladimir I. Prodanov, Dale S. Dolan

Department of Electrical Engineering, California Polytechnic State University, San Luis Obispo, CA, USA
E-mail: vprodano@calpoly.edu


#### Abstract

A method for selecting a set of coupling and by-pass capacitors is presented. The approach uses short-circuit time-constant analysis and for a given -3 dB cut-off frequency minimises the total capacitance used. This study offers a derivation of design formulas and shows their use via examples.


## 1 Introduction

The sum in (1) estimates the lower cut-off frequency of a multi-stage AC-coupled circuit. Here $C_{1}$ through $C_{n}$ are the values of the coupling capacitors and $r_{C 1}$ through $r_{C n}$ are the resistances seen by each capacitor when all the other capacitors have infinite values [1-3]. The RC products are called short-circuit timeconstants (SCTCs) [2-5]

$$
\begin{equation*}
\omega_{-3 \mathrm{~dB}} \quad \frac{1}{r_{C 1} C_{1}}+\frac{1}{r_{C 2} C_{2}}+\cdots+\frac{1}{r_{C n} C_{n}} \tag{1}
\end{equation*}
$$

The SCTC expression (1) has both analytic and design utility. Indeed, it allows us to select coupling and by-pass capacitors to meet a desired cut-off frequency [1-4]. The basic procedure, discussed elsewhere [2, 3], selects capacitors to satisfy (2) and obtains a particular solution by making one of the $1 / R C$ terms dominant while giving equal and much lesser weight to the other terms. While assigning a dominant term is always possible, such assignment is not always meaningful. The next section clarifies this statement using examples

$$
\begin{equation*}
\frac{1}{r_{C 1} C_{1}}+\frac{1}{r_{C 2} C_{2}}+\cdots+\frac{1}{r_{C n} C_{n}}=\omega_{-3 \mathrm{~dB}}^{\mathrm{spec}} \tag{2}
\end{equation*}
$$

This paper describes an alternative design approach where the values of the coupling and the by-pass capacitors are computed without explicit use of a 'one-term dominance'. They are obtained by solving (2) and (3)

$$
\begin{gather*}
C_{1} \sqrt{r_{C 1}}=C_{2} \sqrt{r_{C 2}}=\cdots=C_{n} \sqrt{r_{C n}}  \tag{3}\\
\text { is sioniffcant becauke it minimises the }
\end{gather*}
$$

Satisfying (3) is signiflcant because it minimises the overall capacitance used as demonstrated in the last section of this paper.

## 2 Design formulas and examples

Despite the complexity of (2) and (3), their simultaneous solution is always possible. Indeed, using (2) and (3) we derive (4) and once one capacitor is known the others we decide using (5)

$$
\begin{gather*}
\left.C_{1}=\frac{1}{r_{C 1} \omega_{-3 \mathrm{~dB}}^{\mathrm{spcc}}}\left(1+\sqrt{\frac{r_{C 1}}{r_{C 2}}}+\cdots+\sqrt{\frac{r_{C 1}}{r_{C n}}}\right)\right)  \tag{4}\\
\left.C_{j}=C_{1} \sqrt{\frac{r_{C 1}}{r_{C j}}}\right) \text { for } j=2 \text { to } n \tag{5}
\end{gather*}
$$

### 2.1 Example \#1

Consider the common-emitter amplifier circuit depicted in Fig. 1. The design goal is a corner frequency not exceeding 100 Hz set
by the proper choice of $C_{1}, C_{2}$, and $C_{3}$. This problem is solved in [2] page 502 using the one-term dominance approach. The authors assign an $80 \%$ weight to the term related to the emitter node (capacitor $C_{2}$ ) and divide the leftover $20 \%$ between the other two capacitors. The procedure yields $C_{1}=2.1 \mu \mathrm{~F}$, $C_{2}=27.6 \mu \mathrm{~F}, C_{3}=1.2 \mu \mathrm{~F}$ and a cut-off frequency of 89.8 Hz according to Spice. While successful, the solution seems contrived due to the arbitrarily assigned percentage values.

Next, we solve the design problem using (4) and (5). The starting point is the same: numeric values for the small-signal resistances seen by each capacitor. They are below listed:

$$
\begin{aligned}
r_{C 1} & =R_{s}+R_{B} \| r_{\pi} \simeq 7.44 \mathrm{k} \Omega \\
r_{C 2} & =r_{e}+\frac{R_{B} \| R_{s}}{\beta+1} \simeq 72 \Omega \\
r_{C 3} & =R_{c}+R_{L}=13 \mathrm{k} \Omega
\end{aligned}
$$

Then, according to (4), the base coupling capacitor must be $2.55 \mu \mathrm{~F}$.

$$
\left.\left.C_{1}=\frac{1}{7440(2 \pi 100)}(1)+\sqrt{\frac{7440}{72}}\right)+\sqrt{\frac{7440}{13000}}\right)=2.55 \mu \mathrm{~F}
$$

For the values of the other capacitors, $C_{2}$ and $C_{3}$, we have 25.9 and $1.93 \mu \mathrm{~F}$

$$
\begin{aligned}
& C_{2}=2.55 \mu \mathrm{~F} \times \sqrt{\frac{7440}{72}}=25.9 \mu \mathrm{~F} \\
& C_{3}=2.55 \mu \mathrm{~F} \times \sqrt{\frac{7440}{13000}}=1.93 \mu \mathrm{~F}
\end{aligned}
$$

In practice, all values are rounded up the next standard one. Assuming $10 \%$ tolerance rating those would be $2.7,27$, and $2.2 \mu \mathrm{~F}$.

We remark that minimising of the overall capacitance gives greater weight to the low impedance nodes. Indeed, here the $1 / C_{2} r_{C 2}$ term evaluates to $536 \mathrm{rad} / \mathrm{s}$ and accounts for $85 \%$ of the specified $200 \pi \mathrm{rad} / \mathrm{s}(100 \mathrm{~Hz})$. This means that the proposed technique does not prevent term dominance but eliminates the need for guessing.

### 2.2 Example \#2

The problem with the dominant term approach becomes clear when we try to set the corner frequency of the passive circuit in Fig. 2.


Fig. 1 Schematic of a simplified common-emitter amplifier where $C_{1}, C_{2}$, and $C_{3}$ are selected to achieve $a-3 d B$ cut-off not exceeding 100 Hz


Fig. 2 Three-stage passive high-pass filter where $C_{1}, C_{2}$, and $C_{3}$ are selected to achieve a -3 dB cut-off not exceeding 1 kHz

The resistances experienced by each capacitor are below listed.

$$
\begin{aligned}
& r_{C 1}=1 \mathrm{k} \Omega+10 \mathrm{k} \Omega\|10 \mathrm{k} \Omega\| 22 \mathrm{k} \Omega=5.07 \mathrm{k} \Omega \\
& r_{C 2}=1 \mathrm{k} \Omega\|10 \mathrm{k} \Omega+10 \mathrm{k} \Omega\| 22 \mathrm{k} \Omega=7.78 \mathrm{k} \Omega \\
& r_{C 3}=1 \mathrm{k} \Omega\|10 \mathrm{k} \Omega\| 10 \mathrm{k} \Omega+22 \mathrm{k} \Omega=22.83 \mathrm{k} \Omega
\end{aligned}
$$

Since these resistances are comparable in value, we cannot justify enforcing a dominant term. The good news is the proposed strategy does not call for pre-assigned percentages. For the targeted cut-off of 1 kHz , with the aid of (4) and (5), we get

$$
\begin{aligned}
& \left.\left.C_{1}=\frac{1}{5070(2 \pi 1000)}(1)+\sqrt{\frac{5070}{7780}}\right)+\sqrt{\frac{5070}{22830}}\right)=71.5 \mathrm{nF} \\
& \left.C_{2}=71.5 \mathrm{nF} \times \sqrt{\frac{5070}{22830}}\right)=57.7 \mathrm{nF} \\
& \left.C_{3}=71.5 \mathrm{nF} \times \sqrt{\frac{5070}{22830}}\right)=33.7 \mathrm{nF}
\end{aligned}
$$

Similar to the earlier example one would need to choose standard values by rounding up the calculating values.

## 3 Specified versus actual-3 dB frequency

The proposed approach for determining coupling and by-pass capacitors is based on the premise that setting the sum in (1) to $\omega_{-3 \mathrm{~dB}}^{\text {Spec }}$ produce $\omega_{-3 \mathrm{~dB}}^{\text {actual }}$ with a similar value. At 92.4 and 796 Hz , according to SPICE, the actual cut-off frequencies for both designs are lower than the specified values of 100 Hz and 1 kHz .

$$
\begin{equation*}
\omega_{-3 \mathrm{~dB}}^{\text {actual }}<\frac{1}{r_{C 1} C_{1}}+\frac{1}{r_{C 2} C_{2}}+\cdots+\frac{1}{r_{C_{n}} C_{n}}=\omega_{-3 \mathrm{~dB}}^{\text {spec }} \tag{6}
\end{equation*}
$$

This finding concurs with the theory developed in [5] where the authors prove the sum in (1) is an upper-bound for the cut-off frequency. A strict inequality exists for systems with two or more coupling capacitors (see expression (27) in [5]). This property is
desirable because it leads to conservative solutions with a 'built-in' design margin.

## 4 Origin of expression (3)

As stated in Section 1, (3) stems from minimising the total capacitance while meeting (2). So, the task is a classic constrained optimisation problem solved using the method of Lagrange multipliers; the details are presented next.

We start by defining three functions: $f(\boldsymbol{c}), g(\boldsymbol{c})$ and $F(\boldsymbol{c}, \lambda)$ as follows:

$$
\begin{gather*}
f(\boldsymbol{c})=C_{1}+C_{2}+\cdots+C_{n}  \tag{7}\\
g(\boldsymbol{c})=\frac{1}{r_{C 1} C_{1}}+\frac{1}{r_{C 2} C_{2}}+\cdots+\frac{1}{r_{C n} C_{n}}-\omega_{-3 \mathrm{~dB}}^{\text {spec }}  \tag{8}\\
F(\boldsymbol{c}, \lambda)=f(\boldsymbol{c})+\lambda g(\boldsymbol{c}) \tag{9}
\end{gather*}
$$

The function we want to optimise is $f(\boldsymbol{c})$ while $g(\boldsymbol{c})$ here accounts for the imposed constraint. According to theory, to find the vector (c) that optimises $f(\boldsymbol{c})$ we must solve $n+1$ equations obtained by partial differentiation of $F(c, \lambda)$. The first $n$ equations have the same structure captured as

$$
\begin{equation*}
\frac{\partial}{\partial C_{j}} F(\boldsymbol{c}, \lambda)=1-\lambda \frac{1}{r_{C_{j} C_{j}^{2}}}=0 \quad \text { for all } j \tag{10}
\end{equation*}
$$

The above simplifies to (11) which is recognised as (3)


Differentiating $F(\boldsymbol{c}, \lambda)$ with respect to $\lambda$ and equating the result to 0 returns $g(c)=0$ which is recognised as the original constraint (2). This development proves the earlier assertion that simultaneous solution of (2) and (3) gives the desired optimum set of coupling and by-pass capacitor values.

## 5 Conclusion

This study benefits analogue circuits and systems designers by enhancing their ability to apply DC blocking and by-pass capacitors in the signal chain. The presented approach builds upon a classic design strategy involving the so-called short-circuit time-constants. This study shows that imposing the requirement for least total capacitance turns an under constrained design problem into one with a unique solution. The optimum capacitor values obey a very specific relation to one another and to their respective resistances. Namely, the products of capacitor value and the square-root of the corresponding resistance are fixed, same for all capacitors in the set. The derivation is straight forward and the design formulas quite simple as shown in the provided examples.

## 6 References

[1] Gray P.E., Searle C.L.: 'Electronic principles: physics, models, and circuits' (John Wiley \& Sons, New York, 1969)
[2] Sedra A.S., Smith K.C.: 'Microelectronic circuits' (Oxford University Press, New York, 2004, 5th edn.)
[3] Jaeger R.C., Blalock T.N.: 'Microelectronic circuit design' (McGarw-Hill, New York, 2011, 4th edn.)
[4] Salvatori S, Conte G.: 'On the SCTC-OCTC method for the analysis and design of circuits', IEEE Trans. Educ., 2009, 52, (3), pp. 318-327, doi: 10.1109/TE.2008.928218
[5] Hong B., Hajimiri A.: 'Upper and lower bounds on a system's bandwidth based on its zero-value time constants', IET Electron. Lett., 2016, 52, (16), pp. 1383-1385, doi: 10.1049/el.2016.1724

