

Old Dominion University

ODU Digital Commons

Electrical & Computer Engineering Theses & Dissertations

Electrical & Computer Engineering

Spring 2011

Technology Independent Synthesis of CMOS Operational Amplifiers

Praveen Koushik Meduri
Old Dominion University

Follow this and additional works at: https://digitalcommons.odu.edu/ece_etds



Part of the [Electrical and Computer Engineering Commons](#)

Recommended Citation

Meduri, Praveen K.. "Technology Independent Synthesis of CMOS Operational Amplifiers" (2011). Doctor of Philosophy (PhD), Dissertation, Electrical & Computer Engineering, Old Dominion University, DOI: 10.25777/x0sw-pg67
https://digitalcommons.odu.edu/ece_etds/94

This Dissertation is brought to you for free and open access by the Electrical & Computer Engineering at ODU Digital Commons. It has been accepted for inclusion in Electrical & Computer Engineering Theses & Dissertations by an authorized administrator of ODU Digital Commons. For more information, please contact digitalcommons@odu.edu.

TECHNOLOGY INDEPENDENT SYNTHESIS OF CMOS OPERATIONAL AMPLIFIERS

by

Praveen Koushik Meduri

B Tech May 2004, Jawaharlal Nehru Technological University, India

M S August 2006, Southern Illinois University at Carbondale

A Dissertation Submitted to the Faculty of
Old Dominion University in Partial Fulfillment of the
Requirements for the Degree of

DOCTOR OF PHILOSOPHY

ELECTRICAL AND COMPUTER ENGINEERING

OLD DOMINION UNIVERSITY

May 2011

Approved by

Shirshak K Dhal (Director)

Helmut Baumgart (Member)

Julie Haq (Member)

Don Namkoong (Member)

ABSTRACT

TECHNOLOGY INDEPENDENT SYNTHESIS OF CMOS OPERATIONAL AMPLIFIERS

Praveen Koushik Meduri

Old Dominion University, 2011

Director Dr Shirshak K Dhal

Analog circuit design does not enjoy as much automation as its digital counterpart. Analog sizing is inherently knowledge intensive and requires accurate modeling of the different parametric effects of the devices. Besides, the set of constraints in a typical analog design problem is large, involving complex tradeoffs. For these reasons, the task of modeling an analog design problem in a form viable for automation is much more tedious than the digital design. Consequently, analog blocks are still handcrafted intuitively and often become a bottleneck in the integrated circuit design, thereby increasing the time to market.

In this work, we address the problem of automatically solving an analog circuit design problem. Specifically, we propose methods to automate the transistor-level sizing of OpAmps. Given the specifications and the netlist of the OpAmp, our methodology produces a design that has the accuracy of the BSIM models used for simulation and the advantage of a quick design time. The approach is based on generating an initial first-order design and then refining it. In principle, the refining approach is a simulated-annealing scheme that uses (i) localized simulations and (ii) convex optimization scheme (COS). The optimal set of input variables for localized simulations has been selected by using techniques from Design of Experiments (DOE). To formulate the design problem as a COS problem, we have used monomial circuit models that are fitted from simulation data. These models accurately predict the performance of the circuit in

the proximity of the initial guess. The models can also be used to gain valuable insight into the behavior of the circuit and understand the interrelations between the different performance constraints.

A software framework that implements this methodology has been coded in SKILL language of Cadence. The methodology can be applied to design different OpAmp topologies across different technologies. In other words, the framework is both technology independent and topology independent.

In addition, we develop a scheme to empirically model the small signal parameters like 'gm' and 'gds' of CMOS transistors. The monomial device models are reusable for a given technology and can be used to formulate the OpAmp design problem as a COS problem.

The efficacy of the framework has been demonstrated by automatically designing different OpAmp topologies across different technologies. We designed a two-stage OpAmp and a telescopic OpAmp in TSMC025 and AMI016 technologies. Our results show significant (10 – 15%) improvement in the performance of both the OpAmps in both the technologies. While the methodology has shown encouraging results in the sub-micrometer regime, the effectiveness of the tool has to be investigated in the deep-sub-micron technologies.

This work is dedicated to

My paternal grandparents Sri Meduri Venkata Subbaraya Sitarama Anjaneyulu and Smt Meduri Suvarlachala Devi, my maternal grandparents Sri Pullela Subbaraidu and Smt Pullela Ramalakshmi and my parents Sri Meduri Venkata Rajagopal and Smt Meduri Mahalakshmi Their love and blessings are always with me and motivate me to be my best

ACKNOWLEDGEMENTS

Firstly, I would like to thank my advisor Dr Shirshak K Dhal. His insightful suggestions, thorough professionalism and infinite patience have all made my life as a graduate student at Old Dominion University a wonderful experience. He will always be my role model. Many thanks to my committee members Dr Helmut Baumgart, Dr Julie Hao and Dr Gon Namkoong for their guidance in my research.

I thank Dr Sacharia Albin, my GPD, Ms Linda Marshall and Ms Romina Samson of ECE Department for their help and support throughout my studies. Mr Ruben Igloria, Mr Adrian Jones and Mr Mark Guilford of OCCS deserve special thanks for their timely support in maintaining Cadence tools.

I am incapable of expressing in words my gratitude to Sri Yeleswarapu Hanuma Ramakrishna, Smt Yeleswarapu Kanaka Durga and Dr Ravi Mukkamala and Smt Yasoda Mukkamala. I have been blessed in a special way to be eligible for their love and blessings. I dare not belittle their concern and affection for me by saying thanks.

I am proud to have a wonderful brother-in-law Mr Shiva Sankar Pendyala, a caring sister Smt Vidya Sowmya Pendyala and a great brother Mr Naveen Koushik Meduri. I am grateful for their love and support. Vamsi Bharadwaj, my nephew, is always special to me.

I am indebted to all my friends and relatives who gave me moral support and encouragement throughout my PhD years. If it were not for them, who saw their happiness in my success, this work would not have been possible.

TABLE OF CONTENTS

LIST OF TABLES	viii
LIST OF FIGURES	ix
Chapter	Page
1 INTRODUCTION	1
1 1 Analog Design Automation Background and Related Work	1
1 2 Motivation	7
1 3 Contributions of This Work	9
1 4 Outline	10
2 RELATED CONCEPTS	11
2 1 Geometric Programming	11
2 2 Design of Experiments	13
3 MODELING OF THE SMALL-SIGNAL PARAMETERS	15
3 1 Long Channel Model	16
3 2 Modeling of gm and gds	21
3 3 Design Example and Results	22
3 4 Summary	24
4 A FRAMEWORK FOR AUTOMATIC SIZING OF OPAMP CIRCUITS	27
4 1 The Design Flow	29
4 2 Netlist Parser	33
4 3 Design Of Experiments	41
4 4 Performance Extraction	42
4 5 Spectre verification	45
5 RESULTS	46
5 1 Two Stage OpAmp	46
5 2 Telescopic OpAmp	57
5 3 Summary	68
6 CONCLUSIONS AND FUTURE WORKS	69
6 1 Summary	69
6 2 Future Works	70
REFERENCES	78
VITA	94

LIST OF TABLES

Table	Page
3 1 Imposed Constraints	23
3 2 Mosek Generated Optimal Solution	23
3 2 Performance Of The Optimal Solution	24
5 1 Two-Stage OpAmp Monomial Model Fitted From Simulations (TSMC025)	47
5 2 Design Of Two Stage OpAmp For TSMC025	49
5 3 Performance Of Two Stage OpAmp In TSMC025	49
5 4 Performance Of The Monomial Model (TSMC025) Of Two-Stage OpAmp	50
5 5 Two-Stage OpAmp Monomial Model Fitted From Simulations (AMI016)	53
5 6 Design Of Two Stage OpAmp For AMI016	54
5 7 Performance Of Two Stage OpAmp In AMI016	55
5 8 Performance Of The Monomial Model (AMI016) Of Two-Stage OpAmp	55
5 9 Telescopic OpAmp Monomial Model Fitted From Simulations (TSMC025)	59
5 10 Design Of Telescopic OpAmp For TSMC025	60
5 11 Performance Of Telescopic OpAmp In TSMC025	60
5 12 Performance Of The Monomial Model (TSMC025) of Telescopic OpAmp	61
5 13 Telescopic OpAmp Monomial Model Fitted From Simulations (AMI016)	64
5 14 Design Of Telescopic OpAmp For AMI016	65
5 15 Performance Of Telescopic OpAmp In AMI016	66
5 16 Performance Of The Monomial Model (AMI016) of Telescopic OpAmp	66

LIST OF FIGURES

Figure	Page
1 1 Trade-offs in analog amplifier design	1
1 2 Typical analog design flow	3
1 3 Knowledge-based device sizing	5
1 4 Simulation-based device sizing	6
1 5 Equation-based device sizing	6
3 1 Voltage and current definitions for (a) NMOS and (b) PMOS transistors	17
3 2 Small-signal model of a MOS transistor	19
3 3 Common Source Amplifier	22
4 1 The Design Flow	30
4 2 Two Stage OpAmp Circuit	32
4 3 The Netlist Parser	36
4 4 Netlist Parser Module 2	38
4 5 Behavioral Modeling	44
5 1 Bode plot for Two-Stage OpAmp in TSMC025 design	52
5 2 Bode plot for Two-Stage OpAmp in AMI016 design	56
5 3 Telescopic OpAmp	58
5 4 Bode plot for Telescopic OpAmp in TSMC025 design	62
5 5 Bode plot for Telescopic OpAmp in AMI016 design	67
6 1 Supercircuit of CMOS OpAmps	71
6 2 Self-biased Supercircuit	73
6 3 Bode plots of the Supercircuit in TSMC025 showing effect of the Complex Pole	74

CHAPTER 1. INTRODUCTION

In this chapter, we provide a brief overview of the existing approaches to automating the transistor sizing of analog circuits. The motivation for the dissertation work is outlined and the main contributions of the work are discussed.

1.1. Analog Design Automation Background and Related Work

Design automation of analog circuits has a rich history, dating back more than two decades [1-5]. Notwithstanding the considerable research effort in this field, analog circuit design does not enjoy as much automation as its digital counterpart. Analog sizing is inherently knowledge intensive and requires accurate modeling of the different parametric effects of the devices. Besides, the set of constraints and hence the degrees of freedom in a typical analog design problem are large, involving complex tradeoffs shown in Figure 1.1 [6].




Figure 1.1 Trade-offs in analog amplifier design

For these reasons, the task of modeling an analog design problem in a form viable for automation is much more tedious than the digital design. Consequently, analog blocks are still hand crafted intuitively [7] and often become a bottleneck in the System on Chip (SoC) design [8-13], thereby increasing the time to market.

1.1.1. Analog Design

Analog design consists of topology selection, circuit sizing and layout, often at multiple hierarchy levels [1, 14]. The typical design path for an analog design circuit is shown in Figure 1.2 [15]. In this dissertation, we address the circuit sizing problem. In other words, we propose methods to automate the transistor-level sizing of OpAmps. However, the topology selection and layout phases are still critical steps in the design process.

The topology selection step is crucial because proper selection of an appropriate topology determines whether or not the specifications for the block under consideration are met [16-21]. This is more a heuristic and intuitive process, like other steps of the design process, requiring expertise of the designer, and is difficult to automate.

The layout phase consists of physical realization of elementary circuit components and their interconnections [22-27]. Repeated extraction and comparison with the schematic are very necessary to ensure that the parasitics in the layout do not disturb the circuit operation adversely.




Figure 1.2 Typical analog design flow

During the circuit sizing stage, proper selection of the component values and bias voltages in the circuit is necessary to ensure the sub-blocks meet the specifications. At the lowest level of hierarchy, these component values consist of transistor sizes, resistor and component values and bias voltages. The general design flow of a typical analog block progresses by

translating the higher level specifications for a block in to those for sub-blocks. This process is repeated until, finally, at the lowest level of hierarchy, the component values are determined to meet the specifications of that sub-block. This methodology is called the top-down constrained-driven circuit design methodology [28-36]

1.1.2. Automation of the Analog Sizing Problem

A review of the existing approaches to solving the problem of analog circuit sizing is presented in [37]. The current state of the art in analog design automation is presented in [38-41]. The existing approaches to automatically solve analog sizing problems can be broadly classified into three categories: Knowledge-based approaches, Equation-based approaches and Simulation-based approaches.

- **Knowledge-based approaches** This first generation of automation methods, presented in the 1980s, relied on formally encoded expert designer knowledge to aid the sizing process. A precompiled design plan is executed for each set of performance specifications to quickly yield a design solution, as shown in Figure 1.3 [15]. IDAC [42], OASYS [43], [44], BLADES [45] and ISAID [46] are some of the early tools that implemented a Knowledge-based methodology in the analog synthesis problem. This scheme resulted in quick execution time. However, the overhead of obtaining and formalizing expert knowledge into computer executable format (library of sizing plans) for a wide range of topologies turned out time consuming and restrictive.
- **Simulation-based approaches** A black box approach is employed and the circuit is simulated to model its behavior. The resultant model is solved using optimization schemes to yield a final design. This approach, shown in Figure 1.4 [15], results in designs with full SPICE-level accuracy. DELIGHT SPICE [47], FRIDGE [48], and MAELSTROM [49] are the OpAmp

synthesis tools using the simulation based scheme. In [50], a Genetic-Algorithm is used in conjunction with a simulation based scheme. However, use of multiple numerical SPICE simulations proved to be time consuming.




Figure 1.3 Knowledge-based device sizing

- Equation-based approaches** The sizing problem, along with the circuit behavior and the different performance metrics is modeled as a set of equations that is compatible with an optimization algorithm, as shown in Figure 1.5 [15]. The different degrees of freedom are automatically solved using the optimization algorithm to result in a design satisfying the performance requirements. OPASYN [51], STAIC [52] and ASTRX/OBLX [53] use equation-based approach for analog synthesis. The accuracy of the equations used to model the design problem, however, limits the accuracy of the final design.




Figure 1 4 Simulation-based device sizing




Figure 1 5 Equation-based device sizing

1.2. Motivation

One of the traditional drawbacks of the equation-based approach is the low accuracy due to the use of simplified models and approximations. In modern process technologies, simple models do not accurately account for all effects that must be considered during the design. On the other hand, the simulation based approaches, though accurate, suffer from lengthy execution times. The use of time-costly extensive simulations proves exorbitantly expensive in terms of design time.

To date there exists no OpAmp synthesis scheme that effectively solves these two issues simultaneously. The trade off between design time and accuracy adversely affects the synthesis of Operational Amplifiers. Walter Daems et al. [54], proposed a simulation based posynomial model scheme that integrates the advantages of an optimization scheme while still preserving the accuracy of simulation schemes. Their method is capable of generating posynomial equation models for both linear and non-linear circuit characteristics. These posynomial models can be used to formulate a COS problem, that can be solved using Geometric Programming (GP), yielding a global optimal solution. However, the main disadvantage of their approach is that the integration of the simulation based scheme into the algorithm increases the overall design time drastically. Also, the overhead brought about by the posynomial generation engine itself undermines the advantage of an optimization scheme, namely, quick design time.

The work proposed by Hagglund [55] addresses the issue of quick design time. However, the optimization scheme they use results in several local minima, unlike the COS problem, which results in the global optimum design. Moreover, the accuracy of the final design time is not

comparable to that achieved from a simulation scheme. A robust design methodology is needed to address the issue of ‘design time – accuracy trade off’

Secondly, to keep up with the Moore’s law [56], the transistor feature sizes are halving every two years and fabrication industries are taping out in new process technology nodes every two years. This brings the issue of reusability. While digital circuits are easier to port to new technologies, analog circuits have to go through a steep learning curve to accurately model the I-V characteristics for each technology node. All of the existing approaches in the literature [2 -14] have implemented either (i) an extensive learning algorithm to train for the technology in use or (ii) use exhaustive simulations to capture the technology specific parameters. Both of these approaches, however, add to the overhead of the design scheme itself. In other words, a technology independent synthesis methodology is desirable in the design automation of Operational Amplifiers. This methodology should be capable of yielding reliable designs across several technology platforms, without bringing the overhead of extra ‘learning’ time.

Thirdly, to accurately model the small-signal parameters for short channel devices, a simulation-based scheme is needed, which captures the higher order effects into reusable models. Although efforts have been made ([57], [58] and [54]) to address this issue, the models generated by these approaches do not provide an accurate depiction of the small signal characteristics over the entire region of operation. In other words, these models lack accuracy over the entire region of operation of the transistors and hence the final design obtained by using these models does not compare well with that obtained from simulations. Moreover, the overhead of generation of these models, though required only once for each technology, is still a considerable effort. Therefore a simple methodology to generate the small-signal models is needed, the accuracy of which does not adversely affect the final design solution.

1.3. Contributions of This Work

In this work, we address the problems outlined in section 1.2. The main contributions of our work can be summed up as follows

- (1) We develop a novel framework to automate the transistor-level sizing of OpAmps. Given the specifications and the netlist of the OpAmp, our proposed methodology produces a design that has the accuracy of the BSIM models used for simulation and the advantage of a quick design time. The approach is based on generating an initial first-order design and then refining it using localized simulations. The simulation-based scheme provides the accuracy of higher order BSIM models, while localizing the simulations around the proximity of the initial guess drastically reduces the number of simulations required, thereby reducing the design time.
- (2) A software framework that implements this methodology has been coded in SKILL language of Cadence. Our results have shown that the methodology can be applied to design different OpAmp topologies across different technologies. In other words, the proposed framework is both technology independent and topology independent.
- (3) We developed a scheme to empirically model the small signal parameters like 'gm' and 'gds' of CMOS transistors. The proposed monomial device models are reusable for a given technology and can be used to formulate the OpAmp design problem as a Convex Optimization problem.

1.4. Outline

The rest of this work is organized in the following manner In Chapter 2, a brief review of the related concepts, namely, Geometric Programming and Design Of Experiments is provided In Chapter 3, the methodology for characterizing the small signal parameters as monomials is described Chapter 4 presents a detailed description of the novel methodology for CMOS OpAmp Sizing In Chapter 5, we discuss the results of a Two-stage OpAmp and a Telescopic OpAmp designed in different technologies Chapter 6 presents discussion and future work

CHAPTER 2. RELATED CONCEPTS

Geometric Programming and Design of Experiments form the core concepts on which our framework is built. In this chapter, we provide a description of the Geometric Programming technique and the design of experiments approach.

2.1. Geometric Programming

It has been demonstrated that a large variety of analog sizing problems can be formulated as a geometric program [59-61]. In our approach, we use geometric programming to solve the convex optimization scheme (COS) problems formulated to model the OpAmp design problem. Using geometric optimization in the design of an OpAmp automates the design process significantly. This robust optimization scheme quickly converges to a solution set, giving a design that is globally optimal in the design space. This method is based on formulating the design problem as a set of posynomial equations, which can be solved using convex optimization algorithms to converge to the solution that meets the different specifications, and the design space constraints. The canonical representation of the GP is given below, along with the definition of the terms ‘monomial’, ‘posynomial’, etc and their properties.

Let x_1, x_2, \dots, x_n be n positive variables. The vector (x_1, x_2, \dots, x_n) is denoted as x . A function is called a posynomial function in x if it has the form

$$f(x_1, x_2, \dots, x_n) = \sum_{k=1}^t c_k x_1^{\alpha_{1k}} x_2^{\alpha_{2k}} \dots x_n^{\alpha_{nk}} \quad (2.1)$$

the coefficients c_k are positive numbers whereas α_{ij} can be any real numbers. If $t=1$ then f is called a monomial.

Posynomial functions are closed under addition, multiplication, and non-negative scaling

Monomials are closed under multiplication and division

Geometric programming is an optimization problem of the form

$$\begin{aligned}
 &\text{minimize } f_0(x) \\
 &\text{subject to } f_i(x) \leq 1, \quad i = 1, 2, \dots, m, \\
 &\quad g_i(x) = 1, \quad i = 1, 2, \dots, p, \\
 &\quad x_i > 0, \quad i = 1, 2, \dots, n,
 \end{aligned} \tag{2.2}$$

where f_0 to f_m are posynomial functions, g_1 to g_p are monomial functions. It is quite clear that geometric programming handles posynomial inequalities and monomial equalities. Several extensions are readily handled. If f is a posynomial and g is a monomial then an inequality of the form $f \leq g$ can be handled as $f(x)/g(x) \leq 1$ (f/g is a posynomial). Constraints of the form $f(x) \leq a$, where f is a posynomial, can be handled as $f(x)/a \leq 1$, where $a \geq 0$. A monomial equality of the form $g_1(x) = g_2(x)$ can be handled in geometric programming as $g_1(x)/g_2(x) = 1$ (since g_1/g_2 is a monomial) [60].

Usually, functions whose reciprocals are posynomials are encountered. If $1/h$ is a posynomial, then h is said to be an inverse posynomial. Geometric programming can handle the constraints of the form $f(x) \leq h(x)$ as $f(x)/h(x) \leq 1$ (since f/h is a posynomial). Another way inverse posynomials can be handled is maximizing h by minimizing $1/h$ [60].

A geometric program can be reformulated as a COS i.e., the problem of minimizing a convex function subject to convex inequality constraints and linear equality constraints. Formulation of a convex problem is explained in [59, 60]. A comprehensive introduction to COS problem formulation, methods of effective numerical solutions and its applications to

engineering problems can be found in [62] Very efficient primal-dual interior-point methods used in linear programming have been extended to geometric programming which greatly reduce the computational time

2.2. Design of Experiments

Design of Experiments (DOE) is a systematic approach for investigating a system or process A series of structured tests or experiments are designed in which planned changes are made to the input variables of a process or system[63] The effects of these changes on a pre-defined output are then assessed DOE is important as a formal way of maximizing information gained while resources available for experiments are limited It has more to offer than 'one change at a time' experimental methods, because it allows a judgment on the significance to the output of input variables acting alone, as well input variables acting in combination with one another[63] Techniques from DOE provide a mathematical basis to select a limited but “optimal” set of sample points needed to fit a black-box model [64]

A good review of the application of Statistical Design of Experiments methods, Response Surface Modeling and their applications to Computer-Aided VLSI Design Methodologies is presented in [65]

Well-known and often-used sampling schemes range from full and fractional factorial design, over Plackett-Burman[66] and Taguchi schemes [67], to Latin hypercube[68] and even random design The choice and the literature are vast [54, 64] A very interesting class of sampling schemes, however, are orthogonal arrays (a particular fractional factorial design), more specifically orthogonal arrays of strength three [54] This scheme places the sampling points on the boundary planes of a fitting hypercube of size around a center point The four-dimensional

level-two orthogonal array of strength three around zero shown in equation (2 3) illustrates this [54]

$$L_{Runs}^{Strength} (Levels^{Factors}) = L_8^3 (2^4) = \begin{bmatrix} -dx & -dx & -dx & -dx \\ -dx & -dx & dx & dx \\ -dx & dx & -dx & dx \\ -dx & dx & dx & -dx \\ dx & -dx & -dx & dx \\ dx & -dx & dx & -dx \\ dx & dx & -dx & -dx \\ dx & dx & dx & dx \end{bmatrix} \quad (2.3)$$

The above equation (2.3) represents an orthogonal array. The number of factors (design variables) affecting the system defined by this array is four, resulting in four columns in the array. Each of the factors (design variables) can take one of the two levels 'dx' and '-dx'. Here, the variation of these levels is around zero, but the factors may vary around a center point as well. The number of columns represents the number of 'runs' or experiments to be performed and is eight in the above example. The strength of the orthogonal array in the above example is three.

In cases where the factors are not varied around zero, the center point is provided as well. Orthogonal arrays of strength three allow the un-confounded estimation of linear, quadratic, and interaction terms of a second-order polynomial phenomenon [54]. This is a very beneficial property when fitting local models of a more general system.

CHAPTER 3. MODELING OF THE SMALL-SIGNAL PARAMETERS

To keep up with the Moore's Law, the process of manufacturing Integrated Circuits on silicon has undergone a steep learning curve. There are several process technologies available today for realizing integrated circuits, including BiCMOS, CMOS, SOI, etc. However, the most popular of these technologies, the CMOS (Complimentary Metal-Oxide Semiconductor) process has been a grand success commercially for several reasons.

In the CMOS process, both the n-channel (NMOS) and the p-channel (PMOS) MOSFETs are used to realize a digital logic function. The PMOS transistor is "ON" when a low voltage level is applied to the gate. On the other hand, the NMOS is "ON" when the gate potential is high. Using these devices to form complimentary circuits reduces the static power consumption drastically, because only one half of the circuit is "ON" for any given logic inputs. Further more, the area required to implement logic functions in CMOS is small which translates into more functionality on a chip of given size. The need to implement analog functions using the same process technology has motivated researchers to develop accurate models for the MOSFETS in CMOS Technology.

In this chapter, we first describe a simple Level-One (Long-channel) model used for modeling the MOSFET behavior in section 3.1. In section 3.2, we describe a method to empirically model the small-signal parameters. In section 3.3, the effectiveness of these new models is validated using a design example. The results of the design example are also provided in section 3.3.

3.1. Long Channel Model

In this section, a simple model for the CMOS transistor is discussed. Even though this model does not predict the behavior of the deep sub-micron transistors accurately, the relations are still valuable to understand the relationship between different properties of the devices. Also, some of the concepts presented here are used in more accurate models as well. The equations presented here, called the long channel models, are normally used for performing hand calculations. They are also an integral part of the manual device sizing approach.

3.1.1. Large-Signal Model

The symbols of four terminal NMOS and PMOS transistors are shown in Fig. 3.1. In this simple model, the transistors are assumed to have three operating regions - cut-off, linear, and saturation. The equations for the NMOS transistor are given, the corresponding relations and equations for the PMOS transistor are similar. For the NMOS transistor, the cut-off, linear, and saturated regions are defined by the following relations:

$$\text{cut-off} \quad V_{GS} \leq V_{TH} \quad (3.1)$$

$$\text{linear} \quad V_{DS} < V_{GS} - V_{TH} \text{ and } V_{GS} > V_{TH} \quad (3.2)$$

$$\text{saturation} \quad V_{DS} \geq V_{GS} - V_{TH} \text{ and } V_{GS} > V_{TH} \quad (3.3)$$

Here V_{TH} , the threshold voltage, is the minimum gate to channel voltage required in order to create a conducting channel between the drain and source in the transistor. The threshold voltage is modeled by

$$V_{TH} = V_{TH0} + \gamma(\sqrt{2\phi_F - V_{BS}} - \sqrt{2\phi_F}) \quad (3.4)$$

where V_{TH0} is the threshold voltage when V_{BS} is zero. The additional terms model the body-effect. The body-effect is an increase in the threshold voltage due to the voltage difference between the substrate (bulk) and the source of the transistor. In (3.4), ϕ_F is the difference between the Fermi potential at the gate and the Fermi potential at the substrate. γ is the body-constant determined by the process parameters.




Figure 3.1 Voltage and current definitions for (a) NMOS and (b) PMOS transistors

Depending on the operating region the current through the transistor, I_D , is given by

cut-off $I_D = 0$ (3.5)

linear
$$I_D = \mu_n C_{ox} \frac{W}{L} \left((V_{GS} - V_{TH}) V_{DS} - \frac{V_{DS}^2}{2} \right)$$
 (3.6)

$$\text{saturation} \quad I_D = \frac{\mu_n C_{ox}}{2} \frac{W}{L} (V_{GS} - V_{TH})^2 [1 + \lambda V_{DS}] \quad (3.7)$$

where, μ_n is the mobility of electrons near the silicon surface for the NMOS transistor, C_{ox} is the gate capacitance per unit area, λ is the output impedance constant, and W and L are the width and channel length of the transistor

In analog circuits, the transistors are usually biased to work in the saturated region. The reason for this is that when a transistor operates in that region the current is controlled mainly by the gate-source voltage. However, as stated in (3.7) the nonzero λ will introduce a dependence on the drain-source voltage as well.

High accuracy models such as BSIM3v3 [69, 70] or EKV [37], used for simulation use modeling similar to the simplified models shown here. However, the expressions for computing, e.g., the drain current of the transistor include many more higher-order effects. The expressions used in these high-fidelity, foundry models are not suited for hand calculations.

3.1.2. Small-Signal Model

For large signal variations, the large-signal model can be used to predict the behavior of the circuit. The small-signal model discussed here is a linearization of the large-signal model around the operating point of the circuit. This model is only valid for small perturbations from the operating point. The models can be used in order to simplify the calculation of, for example, the frequency dependent properties of the circuit. The small-signal model for the NMOS transistor is shown in Figure 3.2.




Figure 3 2 Small-signal model of a MOS transistor

The small signal model of a MOS transistor shown above includes the different parasitic capacitance, namely, The Gate-Source Capacitance C_{gs0} , the Gate-Drain Capacitance C_{gd0} , the Gate-Bulk capacitance C_{gb0} , the junction capacitances C_{js} and C_{jd} . The Source-Bulk and Drain-Bulk depletion region diodes are also shown in the above Figure 3 2

The different small-signal parameters can be defined for the above transistor as follows g_m is the transconductance and g_{ds} is the output conductance. The small-signal parameters are derived using the expressions (3 8) – (3 10) shown below

$$g_{ds} = \frac{\partial I_D}{\partial V_{DS}} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 \lambda \quad (3 8)$$

$$g_m = \frac{\partial I_D}{\partial V_{GS}} = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH}) \quad (3 9)$$

$$g_{mbs} = \frac{\partial I_D}{\partial V_{BS}} \frac{\partial V_{TH}}{\partial V_{BS}} = g_m \frac{\gamma}{2\sqrt{2\phi_F + V_{BS}}} = \eta g_m \quad (3.10)$$

The equations (3.8) and (3.9) can be expressed in terms of the design variables, which typically include the bias current and the W s and L s of the transistors in the circuit. The g_{ds} and g_m are expressed below in terms of the design variables in equations (3.11) and (3.12).

$$g_{ds} = \frac{\partial I_D}{\partial V_{DS}} = \frac{I_D}{L(1 + \lambda V_{DS})} \quad (3.11)$$

$$g_m = \frac{\partial I_D}{\partial V_{GS}} = 2 \left[\mu_n C_{ox} I_D \frac{W}{L} (1 + \lambda V_{DS}) \right]^{1/2} \quad (3.12)$$

As in the case with the large-signal model, more accurate small-signal transistor models take into account several additional parameters. These higher order effects are accurately captured in the BSIM3v3 Models that are used for simulation.

3.2. Modeling of gm and gds

In this section, we describe an improvised model for the small-signal parameters, namely, gm and gds suitable for geometric program based analog circuit sizing. As outlined in section 1.1.2, the small signal parameters that are used for simulation based schemes are accurate, while those derived from the long-channel model are compatible for use in equation based approaches. Small-signal parameters that are more accurate than the long channel models, but at the same time compatible with geometric programming are modeled through simulation of the transistors [58]

Errors introduced by the long channel model are mainly due to the expressions for the transconductance and the output conductance. Here monomial expressions for output conductance (gds) and the transconductance (gm) have been developed for TSMC 0.25μm technology parameters by fitting the data obtained by high fidelity Spectre simulations. The monomial expressions for the transconductance and output conductance for NMOS and PMOS are given by

$$g_m(\text{NMOS}) = 35.545 I_D^{0.5570} W^{0.4813} L^{-0.4313}, \quad (3.13)$$

$$g_{ds}(\text{NMOS}) = 1.187 I_D^{0.6435} W^{0.3881} L^{-1.0888}, \quad (3.14)$$

$$g_m(\text{PMOS}) = 6.597 I_D^{0.4769} W^{0.5626} L^{-0.6101}, \quad (3.15)$$

$$g_{ds}(\text{PMOS}) = 9.67 I_D^{0.8812} W^{0.1018} L^{-1.2591}, \quad (3.16)$$

where, the output conductance and the transconductance are in milli siemens, the bias current is in amperes, and the width and length are in micrometers For all other device parameters level one model (long-channel model) is used

3.3. Design Example and Results

To test the efficacy of these models, a common source amplifier, shown in Figure 3 3 has been designed using the monomial models above TSMC025 μ technology has been used for the design




Figure 3 3 Common Source Amplifier

Table 3 1 shows the design constraints for the CS amplifier for which the unity gain bandwidth was maximized The minimum device length and width constraints are due to the lithography and layout rules Table 3 2 shows the solution (optimal value of the design variables)

of the geometric program for the imposed constraints shown in Table 3 1 Accuracy of the design predicted by MOSEK is verified using Spectre simulations It can be seen from Table 3 3 that the simulated values are in close agreement with the values predicted by MOSEK The small discrepancies are due to the use of Level I model for the DC characteristics of the MOS transistors

TABLE 3 1 Imposed Constraints

Constraint	Value
Device Length	$\geq 0.25 \mu\text{m}$
Device Width	$\geq 0.5 \mu\text{m}$
Area	$\leq 100 \mu\text{m}^2$
Open Loop Gain	≥ 80
Unity Gain Bandwidth	Maximize
C_L	10 pF

TABLE 3 2 Mosek Generated Optimal Solution

Variable	Value
L1	1.0 μm
L2	1.6 μm
L3	1.6 μm
W1	73.9 μm
W2	11.0 μm
W3	1.6 μm
I_{BIAS}	47.87 μA

TABLE 3 3 Performance Of The Optimal Solution

Constraint	Requirement	Geometric Program	Spectre Verification
Area	$\leq 100 \mu\text{m}^2$	$94.0 \mu\text{m}^2$	$94.0 \mu\text{m}^2$
Open Loop Gain	≥ 80	80	77.45
Unity Gain Bandwidth	Maximize	50.02 MHz	51.77 MHz

3.4. Summary

In this chapter, we presented a simple approach to model the small signal parameters of the transistors as monomials. The monomial models can be used efficiently to solve design problems of low complexity like the simple Common-Source amplifier. Our results show that the monomial models for the small-signal parameters are accurate in predicting the different performance constraints like the Open-Loop Gain, the Unity Gain Bandwidth etc. The monomial models also accurately capture the dependence of the performance constraints on different design variables like I_D , W and L . Our results show performance improvement over the designs using the simple first-order expressions for the small-signal parameters. However, there are several critical limitations to the approach.

First, we begin by observing the first-order expression for g_{ds} and g_m in the equations (3.11) and (3.12). It can be seen from these equations that the small-signal parameters exhibit a dependence on the Drain–Source voltage V_{DS} . This can be appreciated by understanding the fact that the small signal parameters are strongly dependent on the bias conditions. Therefore, for

accurate results, any scheme to model the small-signal parameters should reflect this bias point dependence

It can be observed from equations (3.13) – (3.16) that the monomial models that we use do not accurately reflect this bias point dependence. The fact that the equations (3.13) – (3.16) do not include the dependence on V_{DS} results in errors in the final design. For a simple design like above, the results are reasonably accurate because the drain currents are estimated from simulations, which partially account for the ' λ ' factor. In more complex designs, however, the bias point dependence introduces large errors, if not accounted for. The errors become unacceptable especially in the deep-sub micron regime, where the short channel effects are more pronounced. Errors ranging up to 65% have been reported in estimating the g_{ds} [58].

Methods have been proposed to accurately model the small signal parameters including the bias dependence [57, 58, 71, 72]. Especially, efforts have been made to model the small-signal parameters in a form compatible with geometric programming [57, 58]. The underlying approach in these methods is to divide the saturation-region into several voltage ranges depending on the overdrive voltage and then fit a piece-wise linear model for each range of overdrive voltage. In other words, there is no one global monomial to model the g_m (and g_{ds}). Instead, the g_m (and g_{ds}) is modeled as a set of 2 – 3 monomials, each suitable for a specific range of overdrive voltage.

These schemes result in accurate designs in the sub-micrometer regime. However, the time-consuming nature of these schemes undermines the efficiency of the OpAmp design automation process itself. Here, we also point out that these approaches to modeling the g_m and g_{ds} as monomials also adds an overhead to the overall design process. In other words, in order to

be compatible with Geometric Programming, the gm and gds have to be modeled as monomials, while incorporating the dependence on the V_{DS}

While we acknowledge that the above methods are worth the effort, we present a framework for design automation of OpAmps that is computationally less intensive. Our methodology relies on localized simulation to reduce the errors introduced by the higher order effects.

In the following chapter, we present a more straight-forward methodology to automate the design of OpAmps, where efforts are focused on refining the design from a simple first-order design.

CHAPTER 4. A FRAMEWORK FOR AUTOMATIC SIZING OF OPAMP CIRCUITS

In this chapter, we propose a methodology [73-76] to automate the transistor-level sizing of OpAmps, which combines the advantages of both the Equation-based and the Simulation-based approaches, while alleviating the disadvantages of both these approaches. The methodology is outlined in this section. The methodology relies on the initial use of Equation-based scheme to generate a first order design, which can be refined by using a localized Simulation-based approach. This method eliminates the need for DC root solving in each iteration [77, 78] and eliminates the need for relaxed DC formulation [79, 80]. As the operating point is not calculated manually as in [81], we do not run in to similar convergence problems.

The main strengths of our approach are

- (i) The equation based scheme uses first order device models to generate a first-order model of equations that define the OpAmp sizing problem. This model can be easily generated and easily solved using an optimization to yield a first-order design. The lack of accuracy of this first-order design is addressed in the next step, where a localized simulation-approach is adopted.
- (ii) The simulation-based scheme provides the accuracy of higher order BSIM models, while localizing the simulations around the proximity of the initial guess drastically reduces the number of simulations required, thereby reducing the design time.
- (iii) The problem of modeling circuit behavior from empirical data has been solved by the use of monomial equations, which can be very easily generated from simple regression schemes. Within the local vicinity of the initial guess design, the monomials have the full

accuracy of BSIM Models used for simulation. This eliminates the overhead of generating elaborate posynomial design equations.

- (iv) The framework is technology-independent and topology-independent. Our results show that the framework can be used to design different Operational amplifiers topologies across different technologies.

In effect, our methodology has the advantages of (a) the equation-based approach through reduced design time, (b) the simulation-based approach through increased accuracy, as well as (c) ease of modeling the design equations and (d) technology independence and topology independence.

The chapter is organized in the following manner. Section 4.1 outlines the general design flow in the framework. The framework is a cohesive tool that incorporates various rigorous mathematical techniques, alongside several algorithms programmed in SKILL language of Cadence. Each of these sub sections are briefly outlined in section 4.1, while a detailed description of each is presented in the subsequent sections of this chapter.

4.1. The Design Flow

The general design flow of the framework, shown in Figure 4.1, is presented in this section. The design flow progresses by sequentially executing the following steps:

Step–One: Netlist Parser: The OpAmp design problem is modeled as a set of first-order equations that can be solved using geometric programming based optimization scheme. The result of the optimization is a first-order design, which is used in the next step as an ‘initial-guess’ design point.

The design equations and design constraints based on the first-order device models can be easily derived from the netlist of the OpAmp by executing a set of general heuristic rules. We use this approach to automatically generate the large-signal equations. The small-signal equations can be generated using symbolic analysis techniques or handwritten equations can also be used to model the circuit’s behavior and the various constraints. As this model represents only the initial step of the design process, the accuracy of these equations does not adversely affect the final design.

Step–Two: Design of Experiments: The OpAmp circuit is simulated on a set of data samples spaced in the proximity of the ‘initial-guess’ design point obtained from the previous step. These simulations facilitate in capturing the performance of the circuit accurately, which constitutes the next step of the design flow. The set of data samples is generated using design of experiments (DOE).




Figure 4 1 The Design Flow

Step-Three: Performance Extraction: The results of the simulations are now distilled and formulated as an optimization problem. This optimization problem constitutes the design problem which, when solved using geometric programming, results in an accurate final-design that meets the various performance requirements.

Step–Four: Spectre Verification: The accuracy of the design solution obtained from the previous step is validated using device-level simulations. In Figure 4.1, each of these steps, 1 – 4, is enclosed in the dashed box to show the design flow.

Our results show that this scheme results in an accurate design that meets all the performance specifications. However, if one desires to further refine the design point, our framework allows for further refining of the results through iterative repetition of the design flow. In other words, the final design obtained from Step-Three can be iteratively used as the initial-guess design to start another loop of design-flow that results in a more accurate design.

In the following sections, a more detailed description of our approach is presented with a running example of a two stage OpAmp example shown in Figure 4.2.




Figure 4 2 Two Stage OpAmp Circuit

The two stage OpAmps are among the most widely used electronic devices today, appearing in a vast array of consumer, industrial, and scientific devices. The application of a two stage OpAmp is very wide spread. Places where a high input impedance and low output impedance is required two stage OpAmps are suitably used. The basic topology of the two stage OpAmp consists of a differential stage cascaded by a Common Source stage. Generally, a compensation scheme called Miller Compensation is used for stability as shown in Figure 4 2.

4.2. Netlist Parser

A set of equations that accurately describes the first order behavior of the OpAmp is modeled as posynomials. This constitutes the first step in our framework. This is accomplished by the Netlist Parser tool shown in Figure 4.3, which forms the initial step of our design flow. The Netlist Parser is programmed in SKILL language of Cadence. As seen from Figure 4.1, using the circuit's Netlist, design specifications and the technology parameters as inputs, the Netlist Parser accomplishes several tasks which are transparent to the designer. From the designer's perspective, these are the only inputs the designer has to specify throughout the design process. The Netlist Parser tool incorporates several appropriate programming principles as outlined in [82].

The Netlist Parser tool accomplishes several tasks: (a) capture the circuit information from the Netlist into a data structure, (b) identify the different components of the Netlist and then establish a set of independent design variables for the design, and (c) formulate a set of first-order design equations to model the design problem as a GP problem. In principle, this approach is similar to the constraints extraction method presented in [83]. Two algorithms shown in Figure 4.3 and Figure 4.4 are the basic modules of the Netlist Parser tool that accomplish the above tasks.

4.2.1. Netlist Parser – Module 1:

It can be seen from the Module 1 algorithm that we implement a depth first scheme while parsing the netlist. In other words, for each component in the Netlist, we first identify its type, append its terminal connectivity information into a data structure, *netinfo*, identify the corresponding design variable and append that information into another data structure, *desvar*. It

is only after all the above information for a particular component has been incorporated into respective data structures that the algorithm proceeds to parse the next line of the netlist. This process is repeated till the end of the netlist is reached. Module 1, thus accomplishes tasks (a) and (b) described in Section 4.2. The data structure implemented here is similar to that proposed in [84].

For the example OpAmp shown, the set of independent variables is

$$D = \{L1, L3, L5, L6, W1, W3, W5, W6, W7, (I_{bias}/W8) \text{ and } C_c\} \quad (4.1)$$

Note from Figure 4.2 that the transistors M1, M2 and M3, M4 form matched pairs. The equations (4.2) – (4.5) shown below represent this constraint

$$W1 = W2 \quad (4.2)$$

$$L1 = L2 \quad (4.3)$$

$$W3 = W4 \quad (4.4)$$

$$L3 = L4 \quad (4.5)$$

The transistors M5, M7 and M8 have matched lengths for faithful current copy properties, as shown in equation (4.6)

$$L5 = L7 = L8 \quad (4.6)$$

Also, we use a single design variable $(I_{bias}/W8)$ instead of two separate design variables. The reason for this choice of design variable can be appreciated from Figure 4.2 by observing that I_{bias} and M8 together set the current flowing through the different branches. In other words, the ratio $(I_{bias}/W8)$ is a property of the circuit that effectively determines its performance. This

observation suggests that the use of one design variable (I_{bias}/W_8) in place of I_{bias} and W_8 separately is more appropriate. The advantage of this design variable becomes more obvious in the following section.

Lithography constraints and layout rules impose minimum limits on the device sizes. These conditions can be expressed as

$$L_{min} \leq L_i \quad (4.7)$$

$$W_{min} \leq W_i, \quad i = 1, 2, \dots, 8 \quad (4.8)$$




Figure 4 3 The Netlist Parser

4 2.2. Netlist Parser – Module 2

In addition to identifying the independent design variables, the Netlist Parser tool performs the task of automatically generating the first order model equations for the various large-signal constraints of the design. This task of formulating a set of posynomial equations is addressed in Module 2 shown below. Module 2 is comprised of three subroutines, each performing a critical task.

The Current_Source subroutine implements a depth first scheme. Its main purpose is three fold: (a) to identify DC current source I and the current source transistor being fed by I , (b) to identify all the remaining current mirror transistors that ration the current from the current source transistor and finally, (c) express the current in each current mirror transistor as function of its W , L and the current source variable I . In other words, the current through each current mirror transistor is expressed as a posynomial in design variables. This is necessary because all the model equations have to be eventually expressed as posynomial functions of the design variables as in equation (4.9)

$$I_5 = \frac{W_5 L_8}{L_5 W_8} I_{\text{bias}} \quad I_7 = \frac{W_7 L_8}{L_7 W_8} I_{\text{bias}} \quad (4.9)$$

The next two subroutines in the Module 2 are ICMR subroutine and OR subroutine. They are programmed to derive posynomial expressions for the Input Common Mode Range and the Output Range respectively. This is accomplished by performing a tree search on the data structure and identifying the different DC paths in the circuit. It can be seen that to accomplish the task of modeling the ICMR and OR expressions, these subroutines implement a breadth first scheme. For example, while evaluating the ICMR Max of the OpAmp, the corresponding

subroutine first identifies all the transistors in the DC path from V_{in} to V_{dd} . After traversing all the allowable paths for the $ICMR_{Max}$, the subroutine then expresses each of these paths as a posynomial equation in the function of the design variables

```

1  Begin Module 2
2  Accept user_inputs, netInfo, desvar from Module 1
3  Start Current_Source_Count =0
4  Begin Current_Source subroutine
  4.1 Identify desvar I
  4.2 Load netInfo for I
  4.3 if netInfo I == netInfo V
    4.3.1 EXIT 4.1
  4.4 else if netInfo I == netInfo M
    4.4.1 DO
      4.4.1.1 Current_Source_Count ++
      4.4.1.2 temp = netInfo M
      4.4.1.3 Append M to data structure Current_Comp
      4.4.1.4 Express current through temp in W, L of temp and I
      4.4.1.5 Identify next Gate connected to Gate of M
    WHILE Next Gate is not Nil
  5  END Current_Source subroutine
6  BEGIN ICMR subroutine
  6.1 for(i=0 to i<1 to i++)
    6.1.1 DO
      6.1.1.1 Begin @  $V_{in}$ 
      6.1.1.2 ICMR_Min_Path(i) == Trace Path to Gnd, obtain equation in W, L, I
      6.1.1.3 ICMR_Max_Path (i) == Trace Path to  $V_{dd}$ , obtain equation in W, L, I
      6.1.1.4 For Each M in path Express Current through M in W, L and I
      6.1.1.5 Return ICMR_Min_Path
      6.1.1.6 Return ICMR_Max_Path
    7  END ICMR subroutine
8  BEGIN OR subroutine
  8.1 Begin @  $V_{out}$ 
  8.2 OR_Min_Path = Trace Path to Gnd, obtain equation in W, L, I
  8.3 OR_Max_Path = Trace Path to  $V_{dd}$ , obtain equation in W, L, I
  8.4 For Each M in path Express Current through M in W, L and I
  8.5 Return OR_Min_Path
  8.6 Return OR_Max_Path
9  END OR Subroutine
10 END Module 2

```

Figure 4.4 Netlist Parser Module 2

For the OpAmp example, the equations (4 10) and (4 11) ensure that all the transistors are in saturation region of operation

$$\text{Input Common Mode Range} \geq \text{ICMR-spec} \quad (4\ 10)$$

$$\text{Output Range} \geq \text{OR-spec} \quad (4\ 11)$$

In addition, it is desirable to impose conditions on minimum gate overdrive voltage on all transistors. This is important to ensure that the transistors operate away from the sub-threshold region. For any given transistor, the gate overdrive voltage can be expressed as

$$V_{gs} - V_T = \sqrt{\frac{I_D L}{\mu C_{ox} / 2W}} \geq V_{\text{overdrive min}} \quad (4\ 12)$$

The small-signal and the time domain constraints are expressed manually in posynomial form. Alternatively, with small modifications, our Netlist Parser tool can accommodate the use of symbolic analysis techniques to generate the small signal constraints [31, 85-92]. However, the main advantage of our approach is that the use of complex small signal equations can be eliminated in the first step, thus gaining speed for accuracy. The lack of accuracy of this step is addressed in the following simulation phase, where the models generated by fitting the simulated data more accurately describe the circuit's behavior.

For the example OpAmp, the equations (4 13) – (4 18) shown below, together with the Objective Function, represent a complete set of posynomial equations that constitute the first order design model.

$$\text{Objective Minimize } 1/(\text{Gain Band Width product (GBW)})$$

$$\text{Subject to } \text{Input Common Mode Range} \geq \text{ICMR-spec} \quad (4\ 13)$$

$$\text{Output Range} \geq \text{OR-spec} \quad (4.14)$$

$$\text{Overdrive} \geq \text{Overdrive-spec} \quad (4.15)$$

$$\text{PM, (Phase Margin)} \geq \text{PM-spec} \quad (4.16)$$

$$W_1 \geq W_{\min} \quad (4.17)$$

$$L_1 \geq L_{\min} \quad (4.18)$$

The reason for using Gain Bandwidth Product as the objective is because this parameter characterizes the frequency dependence of OpAmps. The GBW determines the maximum gain that can be extracted from a given topology for a given frequency. By maximizing the GBW, the gain that can be obtained for a given bandwidth can be maximized. Thus, the GBW is a more fundamental parameter of the circuits, maximizing which ensures maximum gain for a given bandwidth in a given technology.

The expression for the GBW in terms of the design variables is shown below follows

$$GBW = \frac{g_{m1}}{C_L} = (2\mu_n C_{ox})^{1/2} (I_{bias})^{0.5} (W_1)^{0.5} (L_1)^{-0.5} (W_5)^{0.5} (L_5)^{-0.5} (W_8)^{0.5} (L_8)^{-0.5} (C_c)^{-1} \quad (4.19)$$

The PM-spec was chosen to be 60 degrees. To ensure a 60 degree Phase Margin, the conditions to be satisfied can be shown as follows

$$(i) \text{Output - Pole} > 2 \cdot 2GBW \Rightarrow (g_{m6}/C_L) > 2 \cdot 2(g_{m2}/C_c) \quad (4.20)$$

$$(ii) \text{RHP-zero} > 10GBW \Rightarrow (g_{m6}/C_c) > 10(g_{m1}/C_c) \quad (4.21)$$

Combining equations (4 20) and (4 21), and observing that $gm1 = gm2$, the expression for constraint for PM can be expressed in terms of the design variables as follows

$$C_c > 0.22C_L \quad (4.22)$$

The expressions for ICMR in terms of the design variables are shown below

$$ICMR(Max) = 149.378(I_{bias})^{0.5}(W_1)^{-0.5}(L_1)^{0.5}(L_8)^{0.5}(W_5)^{0.5}(L_5)^{-0.5} + 211.25(I_{bias})^{0.5}(L_8)^{0.5} \quad (4.23)$$

$$ICMR(Min) = 59.39(I_{bias})^{0.5}(W_4)^{-0.5}(L_4)^{0.5}(L_8)^{0.5}(W_5)^{0.5}(L_5)^{-0.5} \quad (4.24)$$

Similarly, the expressions for OR in terms of the design variables are shown below

$$OR(Max) = 103.13(I_{bias})^{0.5}(W_6)^{-0.5}(L_6)^{0.5}(L_8)^{0.5}(W_7)^{0.5}(L_7)^{-0.5} \quad (4.25)$$

$$OR(Min) = 144.52(I_{bias})^{0.5}(L_8)^{0.5} \quad (4.26)$$

Thus, in effect, the Netlist Parser tool generates a set of posynomial equations (in design variables), that collectively defines an OpAmp Design problem. However, this set of equations is first-order in nature as the higher order effects are not accounted for from these simple equations. This set of posynomial equations yields a first-order design, when solved using Geometric Programming technique.

4.3. Design Of Experiments

The first order design obtained from the Geometric Programming is used as the initial design point in this step. A set of 256 design points placed on the boundaries of a hypercube centered on the initial design point is generated by following a Latin-hypercube scheme of DOE. The size of the hypercube is selected so as to allow for a 10% variation of the design variables on

both sides of the initial-guess. Now, the set of 256 data samples obtained from DOE is simulated using Cadence Spectre. This constitutes the second step of our design flow.

The use of (I_{bias}/W_8) as a single design variable instead of two separate design variables is necessary here. Using two separate variables results in the data samples where I_{bias} and W_8 vary independently. In other words, the DOE generates a set of samples that allow the variables I_{bias} and W_8 to vary in opposite directions. This results in an anomaly, because, it can be observed from Figure 4.2 that they form a pair of design variables that need to scale together. To alleviate this anomaly, the use of a single variable (I_{bias}/W_8) is more appropriate.

Of the steps 1 - 4 described in this chapter, the second step, which constitutes simulation of 256 data samples, has been identified as the most computationally intensive part of the design flow. For the example OpAmp, when simulated on Sun Sparcv9 processor operating at 1.5 GHz speed, running on Solaris platform, the second step took about 125 minutes to complete. However, as all the simulations are independent of the others, parallelization of these simulations on a cluster of workstations with appropriate load balancing scheme can drastically reduce the design time. The rest of the steps amounted to less than 240 seconds, which is only a fraction of the total design time.

4.4. Performance Extraction

The next step of our approach consists of distilling the results from the Spectre simulations performed in section 4.3. Of the 256 data samples simulated, 165 samples yielded feasible DC solutions. The rest of the data samples resulted in one or more transistors out of the saturation region. A test bench subroutine has been programmed in SKILL to automatically eliminate those simulations that do not result in a feasible DC operating region. In other words,

as the design variables are placed on the boundaries of the hypercube in the DOE stage, some of the simulations can correspond to such sample set of the design variables, which could place one or more of the transistors out of saturation. This will inevitably introduce an error in the final model, thereby causing dubious results. The test bench identifies the simulations in which one or more transistors are out of saturation by combing through the DC-operating point information for each simulation.

We take advantage of the hierarchical format in which the Cadence Analog Design Environment saves the operating point information for each component after DC analysis. The subroutine also performs the additional task of tabulating the different performance constraints for each simulation, by combing the different AC, DC and Transient Analyses results. After filtering out the non-feasible data samples, the various performance constraints are automatically extracted in each run and tabulated.

4.4.1. Performance Modeling

The method of generating monomial equations from these tabulated results is called performance modeling and is explained below.

Consider an electronic system (E) shown in the figure below, where, I and O represent the input and output signals respectively.

The mathematical modeling of the Input-Output relation is called behavioral modeling [93-98] and is beyond the scope of this work. However, without delving into the concepts of actual behavioral modeling, let us assume, that the relation between I and O can be expressed as below.

$$\mathbf{O} = \mathbf{E}(\mathbf{I}, \mathbf{D}) \quad (4.23)$$

where, D is a set of design variables that governs the input-output relationship. The job of a designer on the other hand, is to choose a set of appropriate values for D so as to satisfy a set of performance metrics P . In other words, as a designer, one is interested in modeling the relation between the different performance metrics and the independent design variables as shown below

$$P = F(D) \quad (4.24)$$




Figure 4.5 Behavioral Modeling

Modeling the relation between P and D is called performance modeling and forms the fundamental approach to model monomial design equations for the OpAmp design problem. For the OpAmp example, the set of different performance metrics like Gain-Bandwidth Product, Phase Margin, etc., form the set of P , while the set of D is constituted by the independent variables shown in equation (4.1)

A monomial expression is fitted for each of the various performance constraints like Gain-Bandwidth Product, Phase Margin, etc. These monomial expressions accurately predict the relation between the performance constraints and the independent design variables, within the

local proximity of the initial-guess design. Our results show that these models are very accurate within $\pm 10\%$ of the initial-guess. These models constitute a complete set of design equations that formulate the design problem compatible with mosek.

4.5. Spectre verification

The result of this optimization is a final design that meets all the performance constraints. For the OpAmp example, this constitutes the sizes for the different independent design variables. The final design obtained is verified by using Spectre simulations.

It has been seen that the final design meets all the performance specifications as imposed by the performance metrics for different OpAmp topologies across different topologies. In effect, the final design solution is the final sized circuit obtained to meet all the performance metrics.

CHAPTER 5. RESULTS

The framework presented in chapter 4 is applied to design different OpAmp topologies across different technology platforms. To demonstrate and validate the efficacy of the approach, we designed the two stage OpAmp and a Telescopic OpAmp in TSMC025 μ and AMI016 μ technologies. In this chapter, we present the results for these designs.

5.1. Two Stage OpAmp

In this section, results are presented for the design problem of the two stage OpAmp example that we have been using as a running example (Figure 4.2). The two stage OpAmp has been designed in TSMC025 μ and AMI016 μ technologies. The foregoing discussion of TSMC025 μ technology is also relevant in the context of AMI016 μ technology.

5.1.1. TSMC025 μ Technology

Table 5.1 shows the final monomial model obtained by fitting the TSMC025 μ technology simulation data for the DC Gain (A_v), Gain Bandwidth Product (GBW), and the Phase Margin (PM). The coefficients of the monomials are also provided along with the powers of the different independent variables in the monomial. Both the GBW and PM exhibit dependence similar to that expected from the first-order model. For example, the first order posynomial defining the GBW shown in equation (4.19) is reproduced below.

$$GBW = \frac{g_{m1}}{C_L} = (2\mu_n C_{ox})^{1/2} (I_{bias})^{0.5} (W_1)^{0.5} (L_1)^{-0.5} (W_5)^{0.5} (L_5)^{-0.5} (W_8)^{-0.5} (L_8)^{0.5} (C_c)^{-1} \quad (5.1)$$

However, the monomial model shown in Table 5 1 is more accurate than the first order model shown in (5 1) because the higher order effects are captured from the simulation. Also, note that we have modeled the monomial to reflect the dependencies of GBW and PM on all the design variables. This further improves the accuracy of the final model.

TABLE 5 1 Two-Stage OpAmp Monomial Model Fitted From Simulations (TSMC025)

Design Variable	Power of the Design Variable			Units
	A _v	GBW	PM	
L1	0.004	-0.537	0.157	μM
L3	0.066	0.006	-0.022	μM
L5	0.026	0.012	-0.104	μM
L6	0.064	-0.016	-0.214	μM
W1	0.049	0.441	-0.250	μM
W3	0.162	0.085	-0.067	μM
W5	-0.225	0.456	-0.113	μM
W6	-0.152	-0.142	0.210	μM
W7	0.132	0.049	0.092	μM
I _{bias} /W8	-0.062	0.489	-0.068	A/ μM
C _c	0.002	-0.899	0.350	F
Coefficient	Exp(3.85)	Exp(-3.596)	Exp(12.72)	

It can be observed from Table 5 1 that variation of C_c affects the GBW and PM in opposite directions, as is the case with most of the other design variables. Thus, by modeling the GBW as the objective function of optimization, and imposing a minimum restriction on the PM, the optimization converges to a solution in the design space that critically satisfies the PM.

constraint, while maximizing the GBW. Also, it can be seen that the final design improves the GBW. In other words, the final design performs better than the initial first order guess. However, the performance of the first order model for this simple circuit is not unacceptable. The advantage of our approach could become more obvious in more complex circuits where the initial first order design can not accurately predict the performance.

Table 5.2 shows the design for TSMC025 μ technology obtained from the geometric optimization. It can be observed that final design point is within $\pm 10\%$ of the initial first order design. This is achieved by imposing additional constraints in Mosek that restrict the design variables within acceptable proximity of the first order design. This is necessary to preserve the accuracy of the models. The results of the spectre simulation on both the initial first order design and the final design for TSMC025 μ technology are shown in Table 5.3.

TABLE 5 2 Design Of Two Stage OpAmp For TSMC025

Design Variable	First Order Design	Final Design	Units
L1	0 5	0 5	μM
L3	0 5	0 5	μM
L5	0 5	0 5	μM
L6	0 5	0 5	μM
W1	157 03	140	μM
W3	14 5	13	μM
W5	34 97	36 14	μM
W6	281 72	275 26	μM
W7	339 73	382 6	μM
W8	0 5	0 5	μM
Ibias	12 6	12 1	μA
Cc	2 44	2 2	pF

TABLE 5 3 Performance Of Two Stage OpAmp In TSMC025

Performance	Specs	First Order Design	Final Design	Units
A_v	--	64 54	63 89	dB
PM	≥ 60	59 6	60	degree
GBW	Maximize	221 57	231 49	M Hz

TABLE 5 4 Performance Of The Monomial Model (TSMC025) Of Two-Stage OpAmp

Design Constraint	Mean Absolute Error (%)	Maximum Absolute Error %
A_v	3.8	15.4
GBW	1.8	11.0
PM	0.4	2.3

Table 5 4 shows the performance of the monomial model in estimating the various performance constraints. For the 165 valid simulations, the percentage values of the maximum absolute error and the mean absolute error between the BSIM data and the monomial predicted values are shown in Table 5 4. It can be seen that the percentage mean absolute error is below 5% for all the three performance constraints considered here.

The bode plots showing the magnitude response and the phase response of the two-stage OpAmp are shown in Figure 5 1. The bode magnitude response shows a low-frequency (DC) gain equal to 64dB. It can be seen that the magnitude of gain falls at -20dB/decade as expected from a single pole circuit. Unity Gain Frequency (UGF) is defined as that frequency where the gain falls to unity. Shown on the dB scale, this corresponds to 0 dB. Theoretically, the UGF and the GBW are equal for a single pole behavior. However, the second non-dominant pole, which is in the proximity of the GBW affects the magnitude response of the circuit, thereby reducing the UGF to a value lower than the GBW.

The bode phase response behavior, shown in Figure 5 1, is as expected for a system with Miller compensation. The first dominant pole is moved close to the origin, while the second dominant pole is moved away. The exact location of the two dominant poles is determined so as to satisfy the GBW and Phase Margin constraints. The phase of the OpAmp is close to 180

degrees at low-frequencies and begins to fall at a rate of approximately -45 degrees/decade at a frequency that is ten times lower than the first dominant pole frequency. At the pole frequency, the phase is 135 degrees. The phase continues to fall at the -45 degrees/decade rate up to ten times the dominant pole frequency before stabilizing at 90 degrees. The second dominant pole then begins to effect the phase, dropping the phase again at a rate of -45 degrees/decade. The location of the second dominant pole is carefully chosen to meet the Phase Margin specification of 60 degrees. Phase Margin is defined as the value of the phase evaluated at UGF. It can be seen from the Figure 5.1 that the Phase Margin is approximately 60 degrees.




Figure 5 1 Bode plot for Two-Stage OpAmp in TSMC025 design

5.1.2. AMI016 μ Technology

Table 5 5 shows the final monomial model obtained by fitting the AMI016 μ technology simulation data for the DC Gain (A_v), Gain Bandwidth Product (GBW), and the Phase Margin (PM). The coefficients of the monomials are also provided along with the powers of the different independent variables in the monomial.

TABLE 5 5 Two-Stage OpAmp Monomial Model Fitted From Simulations (AMI016)

Design Variable	Power of the Design Variable			Units
	A_v	GBW	PM	
L1	-0.033	-0.505	0.118	μM
L3	0.383	0.082	-0.055	μM
L5	-0.031	-0.025	-0.014	μM
L6	-0.362	-0.098	-0.180	μM
W1	0.062	0.47	-0.206	μM
W3	-0.369	-0.079	0.017	μM
W5	0.330	0.620	-0.176	μM
W6	0.429	0.080	0.079	μM
W7	-0.415	-0.104	0.166	μM
I _{bias} /W8	-0.125	0.600	-0.031	A/ μM
C _c	-0.007	-0.966	0.330	F
Coefficient	Exp(2.22)	Exp(-4.668)	Exp(12.70)	

TABLE 5 6 Design Of Two Stage OpAmp For AMI016

Design Variable	First Order Design	Final Design	Units
L1	0 32	0 32	μM
L3	0 32	0 32	μM
L5	0 32	0 32	μM
L6	0 32	0 32	μM
W1	47 38	44 22	μM
W3	4 20	4 20	μM
W5	9 93	14 98	μM
W6	91 32	72 0	μM
W7	108 10	128 73	μM
W8	0 16	0 16	μM
Ibias	7 86	6 91	μA
Cc	2 44	2 2	pF

Table 5 6 above shows the design for AMI016 μ technology obtained from the Geometric optimization. The results of the spectre simulation on both the initial first order design and the final design for AMI016 μ technology are shown in Table 5 7 below

TABLE 5 7 Performance Of Two Stage OpAmp In AMI016

Performance	Specs	First Order Design	Final Design	Units
A_v	-	76 91	75 56	dB
PM	≥ 60	64 01	60 63	degree
GBW	Maximize	15 9	18 33	M Hz

Table 5 8 shows the performance of the monomial model in estimating the various performance constraints. For the 115 valid simulations, the percentage values of the maximum absolute error and the mean absolute error between the BSIM data and the monomial predicted values are shown in Table 5 8. It can be seen that the percentage mean absolute error is below 10% for all the three performance constraints considered here. The relatively high percentage error in this design, compared to the TSMC025 design, can be attributed to the fact that the number of valid simulations in this case is smaller. This decreases the fidelity of the final monomial and hence increases the error percentage.

TABLE 5 8 Performance Of The Monomial Model (AMI016) Of Two-Stage OpAmp

Design Constraint	Mean Absolute Error (%)	Maximum Absolute Error %
A_v	7 3	22 4
GBW	5 8	16 4
PM	2 6	8 1




Figure 5 2 Bode plot for Two-Stage OpAmp in AMI016 design.

The bode plots showing the magnitude response and the phase response of the two-stage OpAmp for AMI016 μ technology are shown in Figure 5.3. It can be seen that the UGF of the OpAmp is approximately 15.91 MHz, while the Phase Margin, defined as the Phase at UGF is approximately equal to 60 degrees.

5.2. Telescopic OpAmp

In this section, results are presented for the design problem of a Telescopic OpAmp shown in Figure 5.3. The Telescopic OpAmp usually provides the best tradeoff between gain, power dissipation and speed. But the voltage head-room and leg-room or the swing of the output signal is limited because of the presence of multiple cascode stages. This single stage OpAmp finds multiple applications in low power, high gain applications.

The Figure 5.3 shows a conventional Telescopic OpAmp. Several variations of this basic telescopic OpAmp have been devised in literature [99]. We design a general purpose Telescopic OpAmp shown in Figure 5.3 for validation of the Framework in Chapter 4.

The Telescopic OpAmp has been designed in TSMC025 μ and AMI016 μ technologies. The foregoing discussion for TSMC025 μ technology is also relevant in the context of AMI016 μ technology.




Figure 5 3 Telescopic OpAmp

5.2.1. TSMC025 μ Technology

Table 5 9 shows the final monomial model obtained by fitting the TSMC025 μ technology simulation data for the DC Gain (A_v), Gain Bandwidth Product (GBW), and the Phase Margin (PM). The coefficients of the monomials are also provided along with the powers of the different independent variables in the monomial. It can be seen that both the GBW and PM exhibit dependence similar to that expected from the first-order model. However, this monomial model

is more accurate than the first order model because we have modeled the monomial to reflect the dependencies of A_v , GBW and PM on all the design variables

TABLE 5 9 Telescopic OpAmp Monomial Model Fitted From Simulations (TSMC025)

Design Variable	Power of the Design Variable			Units
	A_v	GBW	PM	
L1	0 112	-0 035	-0 075	μM
L3	0 056	-0 044	-0 089	μM
L5	-0 247	-0 027	-0 169	μM
L9	-0 002	0 006	0 002	μM
W1	-0 002	0 120	-0 273	μM
W3	0 040	0 052	0 071	μM
W5	0 234	0 021	-0 022	μM
W9	-0 275	0 799	-0 172	μM
Ibias	-0 269	0 779	-0 162	A/ μM
Coefficient	Exp(1 561)	Exp(22 986)	Exp(4 624)	

Table 5 10 below shows the design for TSMC025 μ technology obtained from the Geometric optimization. It can be observed that final design point is within $\pm 10\%$ of the initial first order design. This is achieved by imposing additional constraints in Mosek that restrict the design variables within acceptable proximity of the first order design.

TABLE 5 10 Design Of Telescopic OpAmp For TSMC025

Design Variable	First Order Design	Final Design	Units
L1	0 5	0 5	μM
L3	0 5	0 5	μM
L5	0 5	0 5	μM
L9	0 5	0 5	μM
W1	898 26	873 64	μM
W3	21 29	23 42	μM
W5	30 25	33 27	μM
W9	39 91	43 90	μM
Ibias	48 9	44 54	$\mu\text{A}/\mu\text{M}$

The results of the spectre simulation on both the initial first order design and the final design for TSMC025 μ technology are shown in Table 5 11 below

TABLE 5 11 Performance Of Telescopic OpAmp In TSMC025

Performance	Specs	First Order Design	Final Design	Units
A_v	-	67 25	66 55	dB
PM	≥ 60	61 304	60	degree
GBW	Maximize	227	238 85	M Hz

Table 5 12 below shows the performance of the monomial model in estimating the various performance constraints. For the 256 simulations performed, all the 256 simulations yielded feasible DC solutions. The percentage values of the maximum absolute error and the mean absolute error between the BSIM data and the monomial predicted values are shown in Table 5 12. It can be seen that the percentage mean absolute error is below 2% for all the three performance constraints considered here.

TABLE 5 12 Performance Of The Monomial Model (TSMC025) of Telescopic OpAmp

Design Constraint	Mean Absolute Error (%)	Maximum Absolute Error %
Av	1.6	8.2
GBW	0.9	4.7
PM	0.12	1.5




Figure 5 4 Bode plot for Telescopic OpAmp in TSMC025 design

The bode plots showing the magnitude response and the phase response of the telescopic OpAmp for TSMC025 μ technology are shown in Figure 5.4. It can be seen that the UGF of the OpAmp is approximately 230 MHz, while the Phase Margin, defined as the Phase at UGF is approximately equal to 60 degrees.

5.2.2. AMI016 μ Technology

Table 5.13 shows the final monomial model obtained by fitting the AMI016 μ technology simulation data for the DC Gain (A_v), Gain Bandwidth Product (GBW), and the Phase Margin (PM). The coefficients of the monomials are also provided along with the powers of the different independent variables in the monomial. Both the GBW and PM exhibit dependence similar to that expected from the first-order model. However, this monomial model is more accurate than the first order model because the higher order effects are captured from the simulations.

TABLE 5 13 Telescopic OpAmp Monomial Model Fitted From Simulations (AMI016)

Design Variable	Power of the Design Variable			Units
	Av	GBW	PM	
L1	0 097	0 028	-0 081	μM
L3	0 074	-0 063	-0 112	μM
L5	-0 311	-0 096	-0 283	μM
L9	0 006	0 015	0 001	μM
W1	-0 006	0 097	-0 255	μM
W3	-0 002	0 121	-0 104	μM
W5	0 194	0 006	0 058	μM
W9	-0 312	0 682	-0 156	μM
Ibias	-0 237	0 397	-0 144	A / μM
Coefficient	Exp(2 599)	Exp(15 57)	Exp(2 499)	

Table 5 14 below shows the design for AMI016 μ technology obtained from the Geometric optimization. It can be observed that final design point is within $\pm 10\%$ of the initial first order design. This is achieved by imposing additional constraints in mosek that restrict the design variables within acceptable proximity of the first order design.

TABLE 5 14 Design Of Telescopic OpAmp For AMI016

Design Variable	First Order Design	Final Design	Units
L1	0 32	0 32	μM
L3	0 32	0 32	μM
L5	0 32	0 32	μM
L9	0 32	0 32	μM
W1	658 23	695 88	μM
W3	44 57	47 22	μM
W5	26 72	23 65	μM
W9	86 71	91 69	μM
Ibias	67 36	72 08	μA

The results of the spectre simulation on both the initial first order design and the final design for AMI016 μ technology are shown in Table 5 15 below

TABLE 5 15 Performance Of Telescopic OpAmp In AMI016

Performance	Specs	First Order Design	Final Design	Units
A_v	--	66 41	65 183	dB
PM	≥ 60	69 85	60	degree
GBW	Maximize	8 62	9 831	M Hz

Table 5 16 below shows the performance of the monomial model in estimating the various performance constraints For the 256 simulations performed, 183 simulations yielded feasible DC solutions The percentage values of the maximum absolute error and the mean absolute error between the BSIM data and the monomial predicted values are shown in Table 5 16 It can be seen that the percentage mean absolute error is below 5% for all the three performance constraints considered here

TABLE 5 16 Performance Of The Monomial Model (AMI016) of Telescopic OpAmp

Design Constraint	Mean Absolute Error (%)	Maximum Absolute Error %
A_v	4 3	19 6
GBW	1 1	16 4
PM	0 92	3 1




Figure 5 5 Bode plot for Telescopic OpAmp in AMI016 design

The bode plots showing the magnitude response and the phase response of the Telescopic OpAmp for AMI016 μ technology are shown in Figure 5.5. It can be seen that the UGF of the OpAmp is approximately 9 M Hz, while the Phase Margin, defined as the Phase at UGF is approximately equal to 60 degrees.

5.3. Summary

In this chapter, a novel methodology for automatic transistor-level sizing of OpAmps was proposed. The methodology has the advantage of quick design time and still preserves the accuracy of BSIM models used for simulation. The approach relies on generating simple but accurate monomial models that characterize the various design constraints. The ease of generation of these monomial models alleviates the overhead of generating elaborate posynomials models. Our results show that these models accurately predict the performance of the circuit in the proximity of the initial guess. The models can also be used to gain valuable insight into the behavior of the circuit and understand the interrelations between the different performance constraints [100]. As the methodology is simple and accurate, it can be used for exploring the performance space [98, 101-105] of Operational Amplifiers and identifying the boundaries on different performance metrics. The methodology has been validated by designing a Two-Stage OpAmp and a Telescopic OpAmp in TSMC025 μ and AMI016 μ technologies. Our results show an improvement of up to 15% over the first order design. The methodology can be improved for speed by incorporating parallelization of the simulations.

CHAPTER 6. CONCLUSIONS AND FUTURE WORKS

In this chapter, we summarize the work done so far and discuss some future directions

6.1. Summary

The work done so far addresses the problem of increasing the level of automation in analog design flow. A design platform that automatically sets up the design equations and uses a hybrid of equation based and simulation based schemes is presented. The platform is ideal for designing various OpAmp topologies across different technologies.

The efficacy of the framework has been demonstrated by automatically designing different OpAmp topologies across different technologies. We designed a two-stage OpAmp and a telescopic OpAmp in TSMC025 and AMI016 technologies. Our results show significant (10 – 15%) improvement in the performance of both the OpAmps in both the technologies. While the methodology has shown encouraging results in the sub-micrometer regime, the effectiveness of the tool has to be investigated in the deep-sub-micron technologies.

In contrast to the existing approaches of the equation-based approach, we do not compromise with the performance accuracy to reduce design time. Instead, the same high accuracy device models as those in a standard circuit simulator are used. However, the increased accuracy is not gained at the expense of large design time. By adopting a “localized simulation” strategy, we reduce the design time to lower than that taken for a simulation-based scheme.

The first version of the design framework is designed to accommodate the use of various tools and algorithms, without much emphasis on the efficiency. The framework can be modified to increase parallelization of simulations to increase the efficiency and reduce the design time.

Further, the quality of the solutions reported by the design tool is high. Experimental results show that the framework can produce circuits with performance at least 10% – 15% higher than the manual design methodology.

The execution time for relatively large circuits is reasonable (For the two-stage OpAmp, approximately 120 minutes, on Sun Sparcv9 processor operating at 1.5 GHz speed, running on Solaris platform), although the framework is not implemented to parallelize the simulations on a farm of workstations. Short execution times enable the possibility of exploring the design space and finding possible trade-offs in analog circuit design.

6.2. Future Works

It is clear that much work remains in the field of analog design automation. Our aim is to improve and extend the design framework to incorporate a larger portion of the analog design flow. We briefly outline the possibilities and future directions in the following sections, while presenting the work currently under progress.

6.2.1. Design of Supercircuit of OpAmps

We present the Supercircuit of OpAmps and the initial work done in the design of this circuit in this section.

In the class of two-stage OpAmps, there is a basic structural similarity, in that the hierarchical structure of different configurations is the same. It is only the sub circuits (the leaf cells of the hierarchy) that are different across the various topologies [59].

A two-stage OpAmp consists of an input stage, a second stage, and a compensating circuit. The input stage has three parts: current source, differential pair, and current mirror. The

second stage has two parts transconductance amplifier and active load Each one of the four sub-circuits, namely differential pair, current mirror, transconductance amplifier, and active load, can be either simple or cascoded For a cascoded current mirror, a level shifter is required between the input stage and the second stage [59] The compensating circuit consists of a capacitor and a resistor Further, the transistors in the differential pair can either be n-type or p-type The choice of polarity of the transistors in the differential pair also determines the polarity of the transistors in the other sub-circuits With n-type differential pair transistors, the Supercircuit of the considered set of OpAmps [18] is given in Figure 5 So, from the Supercircuit, all other topologies can be constructed by selectively including/excluding the enclosed sub-circuits [59]





Figure 6.1 Supercircuit of CMOS OpAmps

As can be seen from Figure 6 1, the external bias voltages V_{b0} , V_{b1} and V_{b2} have to be critically designed for the proper biasing of the OpAmp itself. The proper biasing of these external biases is critical for the overall performance of the OpAmp. Furthermore, any change in the design of the device dimensions have to be reflected meticulously as changes in these bias voltages. In other words, once the initial design is arrived at and the bias values chosen for V_{b0} – V_{b2} , any subsequent changes in the device dimensions have to be compensated by proper redesign of the bias voltages. This poses a significant problem for using this design in an automated environment. Specifically, the use of DOE mandates that the device dimensions be varied around the initial design. This calls for a tedious redesign of the bias voltages. In order to eliminate this difficulty, we implemented a self-bias scheme [106, 107]. This self bias scheme not only reduces the number of external bias voltages required for proper biasing, but it also decreases the sensitivity of the OpAmp bias point to any changes in the device dimensions. Figure 6 2 shows the self-biased Supercircuit [106].

Figure 6.2 Self-biased Supercircuit [106]






Figure 6 3 Bode Plots of the Supercircuit in TSMC025 showing effect of the Complex Pole

The first order design of this OpAmp suffers from a complex pole in the vicinity of the Gain Bandwidth Product. The complex pole adversely affects the Phase margin of the OpAmp, thereby, jeopardizing the stability of the OpAmp. The Magnitude and the Phase response of the Supercircuit are shown in the Figures 6.3 and 6.4.

In order to mitigate the effect of the Complex Pole, several schemes like the Nested Miller Compensation Scheme [108-111] have been proposed. The basic idea behind this approach is to counteract the effect of the Complex zero by introducing RHP Zeros into the proximity of the complex pole. This negates the degradation of Phase margin by the Complex Pole. However, the implementation of this compensation scheme is beyond the scope of this dissertation and could be a good extension to the work presented here.

Another approach to improve the frequency response of the Supercircuit is to model the poles as monomials of design variables. In our approach, we presented a scheme to automatically model the different performance constraints as monomials of design variables. The same approach can be extended to model the poles (and zeros) as monomials in design variables. The idea is that, by including monomials of the poles as constraints in the design problem, the different design variables can be chosen to selectively place the poles at convenient locations. This could be a more straightforward approach to understanding and controlling the pole location because the monomials relate the pole (and zero) behavior to design variables. This method can result in superior control of the pole/zero location than the approximate symbolic expressions approach [112].

6.2.2. Posynomial Generation Scheme

In this work, we demonstrated that the use of monomials to model the performance constraints can have several advantages like (i) ease of modeling and (ii) compatibility with Geometric Programming. However, we did not focus our attention on increasing the accuracy of the models. Experimental results show that the errors introduced by the monomial generation scheme can range from as low as 1% to as high as 22%. The errors introduced by the monomial models can be explained from the fact that these models, although a good approximation in the vicinity of the initial design, cannot predict the performance of the different constraints over the entire design space. A good alternative is to use posynomials to model the performance metrics. The advantage is that the posynomials can be a better fit than the monomial models, while still being compatible with Geometric Optimization scheme.

Efforts have been made [16], [57, 71, 113-115] to formulate a posynomial generation scheme. Two approaches to model posynomials stand out in literature - (i) the Direct Fitting approach and (ii) the Indirect Fitting approach.

The Direct Fitting approach relies on using a posynomial template. The different powers and coefficients of the posynomial terms are evaluated by using a regression scheme that uses a least-squares approach. On the other hand, the indirect posynomial fitting scheme first generates a polynomial to fit the performance constraints. Then an approximate posynomial is generated from the polynomial model.

As can be seen, generation of posynomials is a more tedious and time taking task than the simple monomial modeling scheme presented in our approach. Further investigation is needed to compare the performance of posynomial models to that of the monomial models.

6.2.3. Topology Selection and Parasitic Aware design

The automated device sizing is the part of the work where most of our efforts have been made. So far, we addressed the problem of designing the device sizes for a given topology. Moreover, the design methodology does not address the issue of incorporating the layout parasitics into the design flow. Layout induced performance degradation is becoming more important as the technology scales. The automatic topology selection and parasitic-aware design [116] are important steps of the analog design flow and our framework can be extended to incorporate these stages of the analog design flow, thereby solving the next generation of automation challenges outlined in [117-119].

REFERENCES

- [1] G G E Gielen and R A Rutenbar, "Computer-aided design of analog and mixed-signal integrated circuits," Proceedings of the IEEE, vol 88, pp 1825-1854, 2000
- [2] J G Tront, J J Whalen, C E Larson, J M Roe, "Computer-Aided Analysis of RFI Effects in Operational Amplifiers," Electromagnetic Compatibility, IEEE Transactions on, vol EMC-21, pp 297-306, 1979
- [3] A Newton, D Pederson, A Sangiovanni-Vincentelli, C Sequin, "Design aids for VLSI The Berkeley perspective," Circuits and Systems, IEEE Transactions on, vol 28, pp 666-680, 1981
- [4] L Nagel and R Rohrer, "Computer analysis of nonlinear circuits, excluding radiation (CANCER)," Solid-State Circuits, IEEE Journal of, vol 6, pp 166-182, 1971
- [5] L Nagel, "SPICE2 A computer program to simulate semiconductor circuits," Electronics Research Lab , University of California, Berkeley Memo, May 1975
- [6] B Razavi, "Design of Analog CMOS Integrated Circuits," McGraw-Hill, Inc , 2001
- [7] F Silveira, D Flandre, P G A Jespers, "A g_m/I_D based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA," Solid-State Circuits, IEEE Journal of, vol 31, pp 1314-1319, 1996
- [8] W Wiemann, "CAD System for VLSI," in Design Automation, 16th Conference on, pp 550-550, 1979

- [9] J Plummer, "Foreword integrated systems on a chip," in Solid-State Circuits Conference Digest of Technical Papers, IEEE International, pp 3-3, 1980
- [10] K Kundert, H Chang, D Jefferies, G Lamant, E Malavası, F Sendig, "Design of mixed-signal systems-on-a-chip," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol 19, pp 1561-1571, 2000
- [11] R Camposano, "Design technology for systems on a chip," in VLSI Technology, Symposium on, Digest of Technical Papers pp 5-6 2001
- [12] R Camposano and M Pedram, "Electronic design automation at the turn of the century accomplishments and vision of the future," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol 19, pp 1401-1403, 2000
- [13] "International Technology Roadmap for Semiconductors," [http //public itrs net/](http://public.itrs.net/), 2009
- [14] H G Bakeer, O Shaheen, H M Eissa, M Dessouky, "Analog, Digital and Mixed-Signal Design Flows," in Design and Test Workshop, 2nd International Conference on, pp 247-252, 2007
- [15] E Hjalmarson, "Studies on Design Automation of Analog Circuits - The Design Flow," Doctoral Thesis, Institute of Technology, Linkopings Universitet, 2003
- [16] T McConaghy, P Palmers, G Gielen, M Steyaert, "Automated extraction of expert knowledge in analog topology selection and sizing," in Computer-Aided Design, ICCAD, IEEE/ACM International Conference on, pp 392-395, 2008

- [17] P Veselinovic, D Leenaerts, W van Bokhoven, F Leyn, F Proesmans, G Gielen, W Sansen, "A flexible topology selection program as part of an analog synthesis system," in European Design and Test Conference, ED&TC, Proceedings pp 119-123, 1995
- [18] P C Maulik, L R Carley, R A Rutenbar, "Integer programming based topology selection of cell-level analog circuits," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol 14, pp 401-412, 1995
- [19] D Guilherme, J Guilherme, N Horta, "Automatic topology selection and sizing of Class-D loop-filters for minimizing distortion," in Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD), XIth International Workshop on, pp 1-4, 2010
- [20] F Schwartz, S Qing, J Michel, Y Herve, "A robustness-oriented design tool for the topology selection in analog synthesis," in Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD), XIth International Workshop on, pp 1-5, 2010
- [21] E Tielo-Cuautle and A Diaz-Sanchez, "An heuristic circuit-generation technique for the design-automation of analog circuits," in Circuits and Systems ISCAS '03 Proceedings of the International Symposium on, pp I-193-I-196 vol 1, 2003
- [22] E Berkcan, K C Kim, B Currin, M d'Abreu, "From analog design description to layout a new approach to analog silicon compilation," in Custom Integrated Circuits Conference, Proceedings of the IEEE, pp 4 4/1-4 4/4, 1989
- [23] M Itoh and H Mori, "ALE a layout generating and editing system for analog LSIs," in Circuits and Systems, IEEE International Symposium on, pp 843-846 vol 2, 1990

- [24] Z Lihong, N Jangkrajarn, S Bhattacharya, C J R Shi, "Parasitic-Aware Optimization and Retargeting of Analog Layouts A Symbolic-Template Approach," *Computer-Aided Design of Integrated Circuits and Systems*, IEEE Transactions on, vol 27, pp 791-802, 2008
- [25] E Yilmaz and G Dunder, "Analog Layout Generator for CMOS Circuits," *Computer-Aided Design of Integrated Circuits and Systems*, IEEE Transactions on, vol 28, pp 32-45, 2009
- [26] M Eick, M Strasser, Lu Kun, U Schlichtmann, H E Graeb, "Comprehensive Generation of Hierarchical Placement Rules for Analog Integrated Circuits," *Computer-Aided Design of Integrated Circuits and Systems*, IEEE Transactions on, vol 30, pp 180-193, 2011
- [27] Z Lingyi, D Shenqin, M Yuchun, H Xianlong, "Multi-stage analog placement with various constraints," in *Communications, Circuits and Systems (ICCCAS), International Conference on*, pp 881-885, 2010
- [28] H Chang, A Sangiovanlli-Vincentelli, F Balarin, E Charbon, U Choudhury, G Jusuf, E Liu, E Malavası, R Neff, P R Gray, "A Top-down, Constraint-driven Design Methodology For Analog Integrated Circuits," in *Custom Integrated Circuits Conference, Proceedings of the IEEE*, pp 841-846, 1992
- [29] P Muller, A Tajalli, M Atarodi, Y Leblebici, "Top-down design of a low-power multi-channel 2.5-Gbit/s/channel gated oscillator clock-recovery circuit," in *Design, Automation and Test in Europe Proceedings*, pp 258-263 Vol 1, 2005

- [30] L Labrak, T Tixier, Y Fellah, N Abouchi, "A hybrid approach for analog design optimization," in Circuits and Systems, (MWSCAS) 50th Midwest Symposium on, pp 718-721, 2007
- [31] B G Arsintescu, E Charbon, E Malavasi, U Choudhury, W H Kao, "General AC constraint transformation for analog ICs," in Design Automation Conference, Proceedings, pp 38-43, 1998
- [32] I Vassiliou, H Chang, A Demir, E Charbon, P Miliozzi, A Sangiovanni-Vincentelli, "A video driver system designed using a top-down, constraint-driven methodology," in Computer-Aided Design ICCAD, Digest of Technical Papers, IEEE/ACM International Conference on, pp 463-468, 1996
- [33] H Chang, E Liu, R Neff, E Felt, E Malavasi, E Charbon, A Sangiovanni-Vincentelli, P R Gray, "Top-down, constraint-driven design methodology based generation of n-bit interpolative current source D/A converters," in Custom Integrated Circuits Conference, Proceedings of the IEEE, pp 369-372, 1994
- [34] Y Fellah, N Abouchi, T Tixier, A Aubert, L Labrak, "Top-down, constraint driven design application to sigma-delta modulator," in Industrial Technology, ICIT, IEEE International Conference on, pp 132-136 Vol 1, 2004,
- [35] L Labrak, T Tixier, Y Fellah, N Abouchi, "Automated cost function formulation for analog design optimization," in Circuit Theory and Design, ECCTD, 18th European Conference on, pp 559-562, 2007

- [36] H Chang, E Felt, Sangiovanni-Vincentelli, "Top-down, constraint-driven design methodology based generation of a second order Sigma-Delta, A/D converter," in Custom Integrated Circuits Conference, Proceedings of the IEEE, pp 533-536, 1995
- [37] C C Enz, F Krummenacher, E A Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications," Analog Integrated Circuits Signal Process , vol 8, pp 83-114, 1995
- [38] R A Rutenbar, "Analog design automation Where are we? Where are we going?," in Custom Integrated Circuits Conference, Proceedings of the IEEE, pp 13 1 1-13 1 7, 1993
- [39] "Analogue design - Notes are not enough," Electronics Systems and Software, vol 4, pp 14-15, 2006
- [40] B Martin, "Automation comes to analog," Spectrum, IEEE, vol 38, pp 70-75, 2001
- [41] T McConaughy and G Gielen, "Automation in Mixed-Signal Design Challenges and Solutions in the Wake of the Nano Era," in Computer-Aided Design, ICCAD, IEEE/ACM International Conference on, pp 461-463, 2006
- [42] M G R Degrauwe, O Nys, E Dijkstra, J Rijmenants, S Bitz, B L A G Goffart, E A Vittoz, S Cserveny, C Meixenberger, G Van der Stappen, J H Oguey, "IDAC an interactive design tool for analog CMOS circuits," Solid-State Circuits, IEEE Journal of, vol 22, pp 1106-1116, 1987
- [43] R Harjani, R A Rutenbar, L R Carley, "Analog circuit synthesis and exploration in OASYS," in Computer Design VLSI in Computers and Processors, ICCD, Proceedings of the IEEE International Conference on, pp 44-47, 1988

- [44] R Harjani, R A Rutenbar, L R Carley, "OASYS a framework for analog circuit synthesis," *Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on*, vol 8, pp 1247-1266, 1989
- [45] F El-Turky and E E Perry, "BLADES an artificial intelligence approach to analog circuit design," *Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on*, vol 8, pp 680-692, 1989
- [46] C A Makris and C Toumazou, "Analog IC design automation II Automated circuit correction by qualitative reasoning," *Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on*, vol 14, pp 239-254, 1995
- [47] W Nye, D C Riley, A Sangiovanni-Vincentelli, A L Tits, "DELIGHT SPICE an optimization-based system for the design of integrated circuits," *Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on*, vol 7, pp 501-519, 1988
- [48] F Medeiro, F V Fernandez, R Dominguez-Castro, A Rodriguez-Vazquez, "A Statistical Optimization-based Approach For Automated Sizing Of Analog Cells," in *Computer-Aided Design, IEEE/ACM International Conference on*, pp 594-597, 1994
- [49] M Krasnicki, P Phelps, R A Rutenbar, L R Carley, "MAELSTROM efficient simulation-based synthesis for custom analog cells," in *Design Automation Conference, Proceedings*, pp 945-950, 1999
- [50] M Taherzadeh-Sani, R Lotfi, H Zare-Hasoeini, O Shoaiei, "Design optimization of analog integrated circuits using simulation-based genetic algorithm," in *Signals, Circuits and Systems, International Symposium on*, pp 73-76 vol 1, 2003

- [51] H Y Koh, C H Sequin, P R Gray, "OPASYN a compiler for CMOS operational amplifiers," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol 9, pp 113-125, 1990
- [52] J P Harvey, M I Elmasry, B Leung, "STAIC an interactive framework for synthesizing CMOS and BiCMOS analog circuits," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol 11, pp 1402-1417, 1992
- [53] E S Ochotta, R A Rutenbar, L R Carley, "Synthesis of high-performance analog circuits in ASTRX/OBLX," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol 15, pp 273-294, 1996
- [54] W Daems, G Gielen, W Sansen, "Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol 22, pp 517-534, 2003
- [55] R Hagglund, E Hjalmarson, L Wanhammar, "A design path for optimization-based analog circuit design," in Circuits and Systems, 45th Midwest Symposium on, pp 1-287-90 vol 1, 2002
- [56] G E Moore, "Cramming More Components Onto Integrated Circuits," Proceedings of the IEEE, vol 86, pp 82-85, 1998
- [57] V Aggarwal and U M O'Reilly, "Simulation-based reusable posynomial models for MOS transistor parameters," in Design, Automation & Test in Europe Conference Exhibition, DATE, pp 1-6, 2007

- [58] S DasGupta and P Mandal, "An Improvised MOS Transistor Model Suitable for Geometric Program Based Analog Circuit Sizing in Sub-micron Technology," in VLSI Design, VLSID, 23rd International Conference on, pp 294-299, 2010
- [59] P Mandal and V Visvanathan, "CMOS op-amp sizing using a geometric programming formulation," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol 20, pp 22-38, 2001
- [60] M d Hershenson, S P Boyd, T H Lee, "Optimal design of a CMOS op-amp via geometric programming," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol 20, pp 1-21, 2001
- [61] J P Vanderhaegen, "A Design Methodology for Analog Circuits based on Global Optimization," Doctoral Thesis, Electrical Engineering and Computer Sciences, University of California, Berkeley, 2005
- [62] S Boyd and L Vandenberg, "Convex Optimization" New York, NY, USA Cambridge University Press, 2004
- [63] Design of Experiments Overview Available http://thequalityportal.com/q_know02.htm
- [64] G E P Box, "Statistics for experimenters an introduction to design, data analysis, and model building", George E P Box, William G Hunter, J Stuart Hunter New York Wiley, 1978
- [65] A R Alvarez, B L Abd, D L Young, H D Weed, J Teplik, E R Herald, "Application of statistical design and response surface methods to computer-aided VLSI device

design," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol 7, pp 272-288, 1988

[66] T Hing-Yan and W Waisum, "A flexible parameter mismatch sensitivity analysis for VLSI design," in Southcon, Conference Record, pp 363-366, 1996

[67] D L Young, J Teplik, H D Weed, N T Tracht, A R Alvarez, "Application of statistical design and response surface methods to computer-aided VLSI device design II Desirability functions and Taguchi methods," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol 10, pp 103-115, 1991

[68] M Keramat and R Kielbasa, "Efficient average quality index estimation of integrated circuits by modified Latin hypercube sampling Monte Carlo (MLHSMC)," in Circuits and Systems, ISCAS, Proceedings of IEEE International Symposium on, pp 1648-1651 vol 3, 1997

[69] Y C Z Liu, M Chan, K Hui, M Jeng, "Bsim3v3 Mosfet Model users' manual," 1998

[70] Online BSIM Website Available [http //www-device eecs berkeley edu/~bsim3/](http://www-device.eecs.berkeley.edu/~bsim3/)

[71] L R Salameh, "An Analysis of Posynomial MOSFET Models Using Genetic Algorithms and Visualization," ed Cambridge Massachusetts Institute of Technology, 2007

[72] N Cao, R Wu, G Zheng, "A new modeling and parameter extraction technique for unidirectional high-voltage MOS devices," in ASIC, Proceedings 5th International Conference on, pp 984-987 Vol 2, 2003

- [73] P K Meduri and S K Dhalı, "A framework for automatic CMOS OpAmp sizing," in Circuits and Systems (MWSCAS), 53rd IEEE International Midwest Symposium on, pp 608-611, 2010
- [74] P K Meduri and S K Dhalı, "A Framework for Automatic Sizing of CMOS Operational Amplifiers," in Proceedings of International Conference on Modeling, Simulation and Visualization Methods (MSV'10), 2010
- [75] P K Meduri and S K Dhalı, "A Novel Methodology For Design Automation Of CMOS Operational Amplifiers," in Electronic System Design, ISED, IEEE International Symposium on, December 2010
- [76] P K Meduri and S K Dhalı, "A Methodology for Automatic Transistor-Level Sizing of CMOS OpAmps," in VLSI Design, VLSID, 24th IEEE International Conference on, pp 100-105, 2011
- [77] F Leyn, G Gielen, W Sansen, "An efficient DC root solving algorithm with guaranteed convergence for analog integrated CMOS circuits," in Computer-Aided Design, ICCAD, Digest of Technical Papers, IEEE/ACM International Conference on, pp 304-307, 1998
- [78] M Shafiq and T Khan, "Newton-Raphson based adaptive inverse control scheme for tracking of nonlinear dynamic plants," in Systems and Control in Aerospace and Astronautics, ISSCAA , 1st International Symposium on, pp 5 pp -1343, 2006
- [79] P C Maulik, L R Carley, D J Allstot, "Sizing of cell-level analog circuits using constrained optimization techniques," Solid-State Circuits, IEEE Journal of, vol 28, pp 233-241, 1993

- [80] C Toumazou and C A Makris, "Analog IC design automation I Automated circuit generation new concepts and methods," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol 14, pp 218-238, 1995
- [81] F Leyn, W Daems, G Gielen, W Sansen "Analog circuit sizing with constraint programming modeling and minimax optimization," in Circuits and Systems, ISCAS, Proceedings of IEEE International Symposium on, pp 1500-1503 vol 3, 1997
- [82] J Mahseredjian, "From problem formulation to computer language based implementation," in Power Engineering Society Summer Meeting, IEEE, pp 1075-1077 vol 2, 2001
- [83] Z Zhe, D Sheqin, H Xianlong, H, Qingsheng, C Song, "Analog constraints extraction based on the signal flow analysis," in ASIC, ASICON, 6th International Conference On, pp 825-828, 2005
- [84] G Neves, M Barros, J Guilherme, N Horta, "Design automation methodology for analog IC design matching designers approach," in Signals, Circuits and Systems, ISSCS, International Symposium on, pp 549-552 Vol 2, 2005
- [85] B G Antao, R A Rutenbar, "Techniques and Applications of Symbolic Analysis for Analog Integrated Circuits A Tutorial Overview " in Computer-Aided Design of Analog Integrated Circuits and Systems vol 1, ed IEEE, pp 245 -261, 2002
- [86] M Iordache, L Dimitriu, F Constantinescu, M Nătescu, "Tearing techniques for symbolic simulation of large-scale analog circuits," in Electronics, Circuits and Systems, 9th International Conference on, pp 879-882 vol 3, 2002

- [87] M A Styblinski and Q Ming, "Comparison of symbolic analysis, approximation and macromodeling techniques for statistical design for quality of analog integrated circuits," in Circuits and Systems, ISCAS, IEEE International Symposium on, pp 2221-2224 vol 3, 1995
- [88] H Tran chi, "Optimization techniques for design of general and feedback linear analog amplifiers with symbolic analysis," in Design, Automation and Test in Europe Conference and Exhibition, Proceedings of, pp 1104, 2002
- [89] F V Fernandez, I D Martin, A Rodriguez-Vazquez, J L Huertas, "On simplification techniques for symbolic analysis of analog integrated circuits," in Circuits and Systems, ISCAS, IEEE International Symposium on, pp 1149-1152 vol 3, 1992
- [90] F Yengui, P Fiedorow, T Tixier, N Abouchi, "Dynamic analysis tool for three-stage analog amplifiers," in NEWCAS Conference, 8th IEEE International, pp 289-292, 2010
- [91] D Aksin and F Maloberti, "Symbolic small-signal analysis (SSA) tool," in Circuits and Systems, ISCAS, IEEE International Symposium on, pp 3007-3010 Vol 3, 2005
- [92] D Y Aksin, "11-Bits Sub-Ranging Analog to Digital Converter and SSA Tool," Doctoral Thesis, Electrical Engineering, The University of Texas at Dallas, 2006
- [93] F Leyn, "A methodology for derivation of behavioral AC models for analog circuits ef2EF An open environment for modeling of analog circuits ", Dept Elektrotechniek, ESAT-MICAS, K U Leuven Memo, 1996
- [94] L Hui, M Mansour, S Maturi, L C Wang, "Analog behavioral modeling flow using statistical learning method," in Quality Electronic Design, ISQED, 11th International Symposium on, pp 872-878, 2010

- [95] A Maxim, D Andreu, A Gaci, J Boucher, "High performance analog behavioral modeling of operational amplifiers," in Microelectronics, Proceedings, 21st International Conference on, pp 697-700 vol 2, 1997
- [96] I M Wilson, "Analog behavioral modeling using PSPICE," in Circuits and Systems, Proceedings of the 32nd Midwest Symposium on, pp 981-984 vol 2, 1989
- [97] A A Abidi, "Behavioral modeling of analog and mixed signal IC's case studies of analog circuit simulation beyond SPICE," in Custom Integrated Circuits, IEEE Conference on, pp 443-450, 2001
- [98] A Doholi, A Nuenz-Aldana, N Dhanwada, S Ganesan, R Vemuri, "Behavioral synthesis of analog systems using two-layered design space exploration," in Design Automation Conference, Proceedings, pp 951-957, 1999
- [99] K Gulati and L Hae-Seung, "A high-swing CMOS telescopic operational amplifier," Solid-State Circuits, IEEE Journal of, vol 33, pp 2010-2019, 1998
- [100] T Soorapanth, "Gaining insights in analog design via geometric programming," in Communications and Information Technologies, ISCIT, International Symposium on, pp 121-126, 2007
- [101] G Stehr, H E Graeb, K J Antreich, "Analog Performance Space Exploration by Normal-Boundary Intersection and by Fourier-Motzkin Elimination," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol 26, pp 1733-1748, 2007

- [102] C Hayun and W Gu-Yeon, "Design-space exploration of backplane receivers with high-speed ADCs and digital equalization," in Custom Integrated Circuits Conference, CICC, IEEE, pp 555-558, 2009
- [103] R Sredojevic and V Stojanovic, "Optimization-based framework for simultaneous circuit-and-system design-space exploration A high-speed link example," in Computer-Aided Design, ICCAD, IEEE/ACM International Conference on, pp 314-321, 2008
- [104] D Mueller, G Stehr, H Graeb, U Schlichtmann, "Deterministic approaches to analog performance space exploration (PSE)," in Design Automation Conference, Proceedings of, pp 869-874, 2005
- [105] R H Emil Hjalmarsen, "Studies on Design Automation of Analog Circuits - The Design Flow," Doctoral Thesis, Institute of Technology, Linkopings Universitet, 2003
- [106] P Mandal and V Visvanathan, "Design of high performance two stage CMOS cascode op-amps with stable biasing," in VLSI Design, Proceedings, Ninth International Conference on, pp 234-237, 1996
- [107] P Mandal and V Visvanathan, "A self-biased high performance folded cascode CMOS op-amp," in VLSI Design, Proceedings, Tenth International Conference on, pp 429-434, 1997
- [108] W J Huang and S I Liu, "Capacitor-free low dropout regulators using nested Miller compensation with active resistor and 1-bit programmable capacitor array," Circuits, Devices & Systems, IET, vol 2, pp 306-316, 2008

- [109] A Garimella, M W Rashid, P M Furth, "Frequency compensation techniques using current buffers," in Circuits and Systems, MWSCAS, 53rd IEEE International Midwest Symposium on, pp 578-579, 2010
- [110] R G H Eschauzier, L P T Kerklaan, J H Huijsing, "A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure," Solid-State Circuits, IEEE Journal of, vol 27, pp 1709-1717, 1992
- [111] A Garimella, M W Rashid, P M Furth, "Reverse Nested Miller Compensation Using Current Buffers in a Three-Stage LDO," Circuits and Systems II Express Briefs, IEEE Transactions on, vol 57, pp 250-254, 2010
- [112] F Constantinescu, M Nătescu, C V Marin, "Computation of Approximate Symbolic Pole/Zero Expressions," Analog Integrated Circuits Signal Processing, vol 40, pp 255-264, 2004
- [113] T Eeckelaert, W Daems, G Gielen, W Sansen, "Generalized posynomial performance modeling [analog ICs]," in Design, Automation and Test in Europe Conference and Exhibition, pp 250-255, 2003
- [114] T Eeckelaert, W Daems, G Gielen, W Sansen, "Generalized Simulation-Based Posynomial Model Generation for Analog Integrated Circuits," Analog Integr Circuits Signal Process , vol 40, pp 193-203, 2004
- [115] W Daems, G Gielen, W Sansen, "Simulation-based automatic generation of signomial and posynomial performance models for analog integrated circuit sizing," in Computer Aided Design, ICCAD, IEEE/ACM International Conference on, pp 70-74, 2001

- [116] M Ranjan, "Automated Layout-Inclusive Synthesis of Analog Circuits using Symbolic Performance Models," Doctoral Thesis, Electrical and Computer Engineering and Computer Science, University of Cincinnati, 2005
- [117] R A Rutenbar, "Design Automation for Analog The Next Generation of Tool Challenges," in Computer-Aided Design, ICCAD, IEEE/ACM International Conference on, pp 458-460, 2006
- [118] R Puri and D S Kung, "The Dawn of 22nm Era Design and CAD Challenges," in VLSI Design, VLSID, 23rd International Conference on, pp 429-433, 2010
- [119] D J Frank, R Puri, D Toma, "Design and CAD Challenges in 45nm CMOS and beyond," in Computer-Aided Design, ICCAD, IEEE/ACM International Conference on, pp 329-333, 2006

VITA

Praveen Koushik Meduri

231 Kaufman Hall,

Department of Electrical and Computer Engineering

Old Dominion University, Norfolk, VA – 23508

Email koushikmp@gmail.com Phone 618-303-2946

Praveen Meduri received the B Tech degree in Electronics and Communications Engineering from Jawaharlal Nehru Technological University, Hyderabad, India in 2004. He received a MS degree in Electrical and Computer Engineering from Southern Illinois University at Carbondale, USA in 2006.

He is currently pursuing a PhD degree at Old Dominion University, Norfolk, USA. His research topic is Computer Aided Design of CMOS Operational Amplifiers.

Praveen Meduri has been the Technical Liaison to Cadence Design Systems, USA, for Old Dominion University since 2006. He is the recipient of National Science Foundation (NSF) Travel Grant.

His research interests include Computer Aided Design of Integrated Circuits, Ultra-Low Power Sub-Threshold Design, Micro Electro Mechanical Sensors (MEMS) Design and Analog Integrated Circuits.