

## The University of Maine DigitalCommons@UMaine

---

University of Maine Office of Research and  
Sponsored Programs: Grant Reports

Special Collections

---

9-11-2004

# Electrical Characterization and Testing of Microelectronic Materials, Devices, and Circuits

David Kotecki

*Principal Investigator; University of Maine, Orono, [kotecki@maine.edu](mailto:kotecki@maine.edu)*

Follow this and additional works at: [https://digitalcommons.library.umaine.edu/orsp\\_reports](https://digitalcommons.library.umaine.edu/orsp_reports)



Part of the [Electrical and Electronics Commons](#)

---

### Recommended Citation

Kotecki, David, "Electrical Characterization and Testing of Microelectronic Materials, Devices, and Circuits" (2004). *University of Maine Office of Research and Sponsored Programs: Grant Reports*. 75.  
[https://digitalcommons.library.umaine.edu/orsp\\_reports/75](https://digitalcommons.library.umaine.edu/orsp_reports/75)

This Open-Access Report is brought to you for free and open access by DigitalCommons@UMaine. It has been accepted for inclusion in University of Maine Office of Research and Sponsored Programs: Grant Reports by an authorized administrator of DigitalCommons@UMaine. For more information, please contact [um.library.technical.services@maine.edu](mailto:um.library.technical.services@maine.edu).

**Final Report for Period:** 12/2000 - 11/2003**Submitted on:** 09/11/2004**Principal Investigator:** Kotecki, David E.**Award ID:** 0082973**Organization:** University of Maine**Title:**

Electrical Characterization and Testing of Microelectronic Materials, Devices, and Circuits

### Project Participants

#### Senior Personnel

**Name:** Kotecki, David**Worked for more than 160 Hours:** Yes**Contribution to Project:**

#### Post-doc

#### Graduate Student

**Name:** Turner, Steven**Worked for more than 160 Hours:** Yes**Contribution to Project:**

Steven Turner was supported by this grant during the spring semester of 2002. Steve was involved in the design of high speed digital logic using SiGe technology. Inherent in the design process was integrated test sites to determine the performance of the logic. This work formed the seed for a current project supported by DOD on high speed digital design using InP technology. Steve is currently a PhD candidate in the electrical engineering program at UMaine.

**Name:** Yang, Fan**Worked for more than 160 Hours:** Yes**Contribution to Project:**

Fan Yang was a graduate research assistant supported by this grant for two years. His research involved the investigation of electrical transport in microelectronic capacitors fabricated using HfO<sub>2</sub> dielectrics. His research on electrical characterization of HfO<sub>2</sub> dielectrics formed the basis of his MS thesis in electrical engineering, resulted in two publications, and accounted for most of the research conducted under this grant. Fan is current a PhD candidate in electrical engineering at University of Buffalo.

**Name:** Tonti, Janelle**Worked for more than 160 Hours:** Yes**Contribution to Project:**

Janelle Tonti was a graduate research assistant supported by this grant for one semester. Her resarch involved the design and characterization of high-speed serializers and deserializers. The results of her work during the Fall semester of 2003 resulted in a follow-on grant through the Maine Technology Institute and formed the foundation of her research resulting in a M.S. degree in electrical engineering expected in December 2004.

#### Undergraduate Student

**Name:** Cote, Crystal**Worked for more than 160 Hours:** Yes**Contribution to Project:**

Crystal Cote was employed as an undergraduate researcher. Her primary responsibility was in the development of LabView software for controlling instrumentation for performing temperature dependent I-V and C-V measurements.

**Name:** Reblin, Jason**Worked for more than 160 Hours:** Yes**Contribution to Project:**

Jason Reblin was employed as an undergraduate researcher. His primary responsibility was in the development of LabView software for controlling instrumentation for performing precise DC mosfet characterization.

**Technician, Programmer****Other Participant****Research Experience for Undergraduates****Name:** Carr, Crystal**Worked for more than 160 Hours:** Yes**Contribution to Project:**

Crystal was involved with the design and testing of high-speed digital logic circuits. Here work was supported in part by this grant and in part by the NSF-REU program at the University of Maine and was performed during the Summer of 2002. Crystal is currently a NSF GK-12 Fellow pursuing a M.S. degree in Electrical Engineering

**Years of schooling completed:** Junior**Home Institution:** Same as Research Site**Home Institution if Other:****Home Institution Highest Degree Granted(in fields supported by NSF):** Doctoral Degree**Fiscal year(s) REU Participant supported:** 2002**REU Funding:** REU site award**Name:** Traxlier, Alexander**Worked for more than 160 Hours:** Yes**Contribution to Project:**

Ms. Traxlier spent the Summer of 2002 working on the DC characterization of CMOS devices using equipment supported from this grant. She was supported in part by this grant and in part by the NSF-REU at UMaine.

**Years of schooling completed:** Freshman**Home Institution:** Same as Research Site**Home Institution if Other:****Home Institution Highest Degree Granted(in fields supported by NSF):** Doctoral Degree**Fiscal year(s) REU Participant supported:** 2002**REU Funding:** REU site award**Name:** Yu, Piu**Worked for more than 160 Hours:** Yes**Contribution to Project:**

Piu Lam Yu was employed during the summer of 2001 and supported in part by this grant and in part by a NSF-REU program at UMaine. He was involved with the testing of a custom-designed integrated circuit which contained digital control logic.

**Years of schooling completed:** Freshman**Home Institution:** Other than Research Site**Home Institution if Other:** New Jersey Institute of Technology**Home Institution Highest Degree Granted(in fields supported by NSF):** Doctoral Degree**Fiscal year(s) REU Participant supported:** 2001**REU Funding:** REU site award**Name:** Pierce, Kyle**Worked for more than 160 Hours:** Yes**Contribution to Project:**

Kyle Pierce was employed during th summer of 2001 as supported in part by this grant and in part by a NSF-REU program at UMaine. He was involved with the testing of a custom-designed phase locked loop freuency synthesizer.

**Years of schooling completed:** Sophomore**Home Institution:** Other than Research Site**Home Institution if Other:** Rose-Hulman

**Home Institution Highest Degree Granted(in fields supported by NSF):** Bachelor's Degree

**Fiscal year(s) REU Participant supported:** 2001

**REU Funding:** REU site award

### Organizational Partners

### Other Collaborators or Contacts

Equipment provided by this grant has been used by other researchers at the University of Maine to support their research efforts. These collaborations have included work conducted by Prof. Rosemary Smith on capacitor sensors and Prof. Mauricio Pereira da Cunha on dielectric characterization of new materials.

### Activities and Findings

#### **Research and Education Activities:**

The goals of this project were to provide 1) infrastructure needed to establish the foundation of a microelectronics test laboratory for wafer level testing and materials characterization 2) investigate the electrical transport properties of HfO<sub>2</sub> dielectrics as a function of temperature.

#### **Findings:**

The funding provided by this grant allowed the establishment of the Microelectronics Test and Characterization Laboratory within the electrical engineering department at the University of Maine. Equipment in this laboratory include a temperature controlled Cascade Microtech microprobe station capable of probing 30x30 micron test sites on a substrate over the temperature range of -60 to 200C; two Keithly Instruments Source Measurement Units capable of performing precise DC characterization of materials and devices; a 500MHz bandwidth digital oscilloscope and 200MHz digital logic analyzer; various DC power supplies; digital voltage meters; a precision nanovolt meter; and a picoamp meter. This equipment has been used for materials characterization; integrated circuit testing; and device characterization.

The primary finding from our research on HfO<sub>2</sub> dielectrics include the characterization of electron transport in sputtered HfO<sub>2</sub> dielectrics using Pt electrodes as a function of temperature resulting in a model of electron transport in HfO<sub>2</sub> dielectrics. These findings are provided later on in the form of a MS thesis from Mr. Fan Yang, a graduate research assistant supported by this project.

#### **Training and Development:**

This project supported six undergraduate students. Four were employed to assist in the testing of materials and integrated circuits and became familiar with the procedures involved in electrical testing. Two of the students were primarily involved with the development of LabView software used to control instrumentation and developed software modules used to perform CV, IV, It, and Cf measurements as a function of temperature.

#### **Outreach Activities:**

### Journal Publications

Fan Yang, D.E. Kotecki, G. Berhnardt, M.Call, "Electrical and Structural Characterization of HfO<sub>2</sub> MIM Capacitors", Proc. of the Mater. Res. Soc., p. 203, vol. 745, (2003). Published

Fan Yang and D.E. Kotecki, "Leakage Behavior of HfO<sub>2</sub> Thin Films in MIM Structures", J. Vac. Sci. and Technology A, p. , vol. , (2004). Submitted

### Books or Other One-time Publications

Fan Yang , "Characterization of HfO<sub>2</sub> Capacitors ", (2004). Thesis, Published  
Bibliography: M.S. Thesis; Department of Electrical and Computer Engineering, University of Maine, 2004

### Web/Internet Site

## Other Specific Products

### Contributions

#### **Contributions within Discipline:**

The major conclusion from the research on electron transport in HfO<sub>2</sub> was a model which describes electron transport as a function of temperature. The model indicates that electron transport at temperatures below 50C can be described by a hopping mechanism where carriers are transported through the dielectric due to crystalline defects and electronic states produced by impurities; at high temperatures (100-200C), the transport is dominated by thermal emission over the Schottky barrier at the electrode/dielectric interface.

#### **Contributions to Other Disciplines:**

#### **Contributions to Human Resource Development:**

This project supported nine students over the past three years. This resulted in one student (Fan Yang) receiving his MS degree in electrical engineering based on the research conducted as part of this project. Two other students (Steven Turner and Janelle Tonti) were able to start new research efforts which have led to additional funding through other sources.

#### **Contributions to Resources for Research and Education:**

This grant established the 'Microelectronics Testing and Characterization Laboratory' in the Department of Electrical and Computer Engineering at the University of Maine. This laboratory continues to function and has supported activities in the testing of high speed circuits; testing of analog amplifiers; and materials characterization.

#### **Contributions Beyond Science and Engineering:**

### Categories for which nothing is reported:

Organizational Partners

Activities and Findings: Any Outreach Activities

Any Web/Internet Site

Any Product

Contributions: To Any Other Disciplines

Contributions: To Any Beyond Science and Engineering

# CHARACTERIZATION OF HFO<sub>2</sub> CAPACITORS

By

Fan Yang

B.S. Northern Jiaotong University, 1999

A THESIS

Submitted in Partial Fulfillment of the

Requirements for the Degree of

Master of Science

(in Electrical Engineering)

The Graduate School

The University of Maine

December, 2003

Advisory Committee:

David E. Kotecki, Associate Professor of Electrical and Computer Engineering,

Advisor

John F. Vetelino, Professor of Electrical and Computer Engineering

Robert Lad, Professor of Physics

## **LIBRARY RIGHTS STATEMENT**

In presenting this thesis in partial fulfillment of the requirements for an advanced degree at The University of Maine, I agree that the Library shall make it freely available for inspection. I further agree that permission for “fair use” copying of this thesis for scholarly purposes may be granted by the Librarian. It is understood that any copying or publication of this thesis for financial gain shall not be allowed without my written permission.

Signature:

Date:

# CHARACTERIZATION OF HfO<sub>2</sub> CAPACITORS

By Fan Yang

Thesis Advisor: Dr. David E. Kotecki

An Abstract of the Thesis Presented  
in Partial Fulfillment of the Requirements for the  
Degree of Master of Science  
(in Electrical Engineering)  
December, 2003

Hafnium oxide (HfO<sub>2</sub>) is a promising dielectric for future microelectronic applications. HfO<sub>2</sub> thin films (10-75nm) were deposited on Pt/SiO<sub>2</sub>/Si substrates by pulsed DC magnetron reactive sputtering. Top electrodes of Pt were formed by e-beam evaporation through an aperture mask on the samples to create MIM (Metal-Insulator-Metal) capacitors. Various processing conditions (Ar/O<sub>2</sub> ratio, DC power and deposition rate) and post-deposition annealing conditions (time and temperature) were investigated. The structure of the HfO<sub>2</sub> films was characterized by X-ray diffraction (XRD) and the roughness was measured by a profilometer. The electrical properties were characterized in terms of their relative permittivity ( $\epsilon_r(T)$  and  $\epsilon_r(f)$ ) and leakage behavior (I-V, I-T and I-time). The electrical measurements were performed over a temperature range from -5 to 200°C. For the samples with best experimental results, the relative permittivity of HfO<sub>2</sub> was found to be  $\sim 27$  after anneal and increased by 0.027%/°C with increasing temperature over the measured temperature range. At 25°C, leakage current density was below  $10^{-8}$  A/cm<sup>2</sup> at 1 volt. The leakage current increased with temperature above a specific threshold temperature below which the leakage current didn't change much. The leakage current increased with voltage. At voltages below 1 volt, it's ohmic; at higher voltages, it follows Schottky model. The breakdown field is  $\sim 1.82 \times 10^6$  V/cm. The optical bandgap was measured with samples deposited on quartz substrates to be 5.4eV after anneal.



## ACKNOWLEDGMENTS

This work has partially been supported by National Science Foundation under contract NSF-EPS-0082973.

I am deeply grateful to Professor David E. Kotecki, my academic advisor, for his valuable direction, support and advice. I also want to thank Professor Robert Lad and Professor John Vetelino for their advice for my thesis.

I would like to thank R. Laibowitz of IBM for providing the Pt/SiO<sub>2</sub>/Si samples. I would also like to express my gratitude to Dr. George Bernhardt and Dr. Michael Call from the Laboratory for Surface Science and Technology, who helped me with the deposition work and taught me the operation of many devices.

Finally, I would like to thank my wife for her love and support.

# TABLE OF CONTENTS

ACKNOWLEDGMENTS .....	ii
LIST OF TABLES .....	v
LIST OF FIGURES .....	vi
Chapter	
1 INTRODUCTION .....	1
1.1 Background .....	1
1.2 Purpose of the Research .....	9
1.3 Thesis Organization.....	9
2 EXPERIMENT PROCEDURE .....	11
2.1 Deposition Method.....	11
2.2 Deposition Protocol for MIM Capacitors .....	13
2.3 Experiment Procedure .....	13
2.4 Measurement Procedure .....	16
2.4.1 Physical Measurement Procedure .....	16
2.4.2 Electrical Measurement Procedure.....	17
3 CHARACTERIZATION OF HFO <sub>2</sub> CAPACITORS .....	18
3.1 Physical Characterization.....	18
3.2 Electrical Characterization .....	20

4	DISCUSSION OF RESULTS .....	38
4.1	Permittivity Model .....	38
4.1.1	Permittivity Model vs Frequency .....	38
4.1.2	Permittivity Model vs Temperature .....	38
4.2	Leakage Model .....	40
4.2.1	Leakage Model vs Time .....	40
4.2.2	Leakage Model vs E and T .....	41
5	CONCLUSION AND TASKS FOR FUTURE WORK .....	50
5.1	Summary .....	50
5.2	Conclusion .....	50
5.3	Tasks for Future Work .....	51
	REFERENCES .....	53
	BIOGRAPHY OF THE AUTHOR .....	56

## LIST OF TABLES

1.1	Gate dielectric requirements for future technologies (according to the ITRS Roadmap 2001) .....	5
2.1	Experimental Matrix for MIM structure .....	16
5.1	Experimental Matrix for MIS structure .....	52

## LIST OF FIGURES

1.1	Technology node trends for ITRS Roadmap .....	2
1.2	Technology node trends for Intel Lithography Roadmap .....	3
1.3	Overview of all existing binary oxides .....	8
2.1	Deposition rate as a function of the percent of O <sub>2</sub> in the flow .....	12
2.2	HfO <sub>2</sub> Deposition Protocol .....	14
2.3	XRD data of Pt substrates as a function of annealing temperature .....	15
3.1	XRD data of HfO <sub>2</sub> thin film as a function of annealing temperature .....	19
3.2	$(\hbar * \alpha * \omega)^{1/2}$ as a function of $\hbar * \omega$ for HfO <sub>2</sub> deposited at high deposition rate and low deposition rate before anneal .....	21
3.3	$(\hbar * \alpha * \omega)^{1/2}$ as a function of $\hbar * \omega$ for HfO <sub>2</sub> after anneal .....	22
3.4	The relative permittivity and dissipation factor of HfO <sub>2</sub> as a function of thickness at 1KHz .....	24
3.5	The relative permittivity of HfO <sub>2</sub> as a function of frequency for the 50nm sample of deposition series B .....	25
3.6	The relative permittivity of HfO <sub>2</sub> as a function of temperature for the 50nm sample of deposition series A .....	27

3.7	The relative permittivity of HfO <sub>2</sub> as a function of the applied bias voltage .....	28
3.8	The change of relative permittivity of HfO <sub>2</sub> as a function of temperature (before anneal) .....	29
3.9	The change of relative permittivity of HfO <sub>2</sub> as a function of time under different humidity conditions (before anneal) .....	31
3.10	The leakage current of HfO <sub>2</sub> as a function of time for the sample with a thickness of 20nm of series A at 1 volt before anneal .....	32
3.11	The leakage current of HfO <sub>2</sub> as a function of time for the sample with a thickness of 75nm of series B at 1 volt before anneal .....	33
3.12	The leakage current of HfO <sub>2</sub> as a function of time for the sample with a thickness of 20nm of series A at 1 volt after anneal .....	33
3.13	The leakage current of HfO <sub>2</sub> as a function of time for the sample with a thickness of 75nm of series B at 1 volt after anneal .....	33
3.14	The leakage current of HfO <sub>2</sub> as a function of voltage for the 50nm sample of series B .....	35
3.15	The leakage current of HfO <sub>2</sub> as a function of voltage for the 50nm sample of series B .....	36

3.16	The leakage current of HfO <sub>2</sub> as a function of temperature for the 75nm sample of series B .....	37
4.1	The relative permittivity of HfO <sub>2</sub> as a function of frequency for the 50nm sample of deposition series B .....	39
4.2	The leakage current of HfO <sub>2</sub> as a function of time for the sample with a thickness of 20nm of series A at 1 volt before anneal .....	42
4.3	The leakage current of HfO <sub>2</sub> as a function of time for the sample with a thickness of 75nm of series B at 1 volt before anneal .....	43
4.4	The leakage current of HfO <sub>2</sub> as a function of time for the sample with a thickness of 20nm of series A at 1 volt after anneal .....	44
4.5	The leakage current of HfO <sub>2</sub> as a function of time for the sample with a thickness of 75nm of series B at 1 volt after anneal .....	45
4.6	Field dependence of the leakage current density for the 50nm series B HfO <sub>2</sub> thin film after anneal at a temperature of 25°C .....	46
4.7	Temperature dependence of the leakage current density of HfO <sub>2</sub> for the 75nm thick samples of all deposition series at a field of $1.333 \times 10^5$ V/cm .....	48

4.8	Possible leakage model to explain carrier transport in thin films of $\text{HfO}_2$ .....	49
-----	--	----



# CHAPTER 1

## INTRODUCTION

### 1.1 Background

Silicon dioxide has been used as the primary gate dielectric material in Si MOS (Metal-Oxide-Semiconductor) transistors since 1957, when the usefulness of the Si/SiO<sub>2</sub> material system was first demonstrated. Since the first MOS device, the fundamental device structure and materials have not changed much even though the size of the transistors has been reduced. In the area of Very Large Scale Integration (VLSI), the size of the MOS transistor has been continually reduced and the density of CMOS (Complementary MOS) circuits has increased by a factor of 2 every 3 years [1].

Figure 1.1 shows the device minimum feature size generated from the 1994, 1997, 1998/99 and 2001 International Technology Roadmap for Semiconductors (ITRS) [2]. The minimum feature size is expected to continue to be reduced for the next 10 years and an acceleration in the feature size is evident. Figure 1.2 depicts the Intel's Lithography Roadmap, which shows the trend in the minimum feature size over the past 30 years and the predicted future.

The ever-increasing trend towards smaller device sizes and higher integration density requires the scaling of many device parameters. In particular, in Si MOS devices, the thickness of the gate insulator must decrease as the lateral dimensions are reduced. This is true for both constant field scaling originally proposed by Dennard [3] and generalized scaling proposed by Bacarani [4]. It is very difficult to obtain oxides thinner than ~0.8-1.0nm corresponding to the thickness of a native oxide. At such thicknesses, neither the controllability nor the reliability can be guaranteed. Another fundamental limit to the scaling of the gate dielectric thicknesses is the exponential increase in tunnelling current with decreasing oxide thickness. For the polySi/SiO<sub>2</sub>/Si system with




Figure 1.1: Technology node trends for ITRS Roadmap




Figure 1.2: Technology node trends for Intel Lithography Roadmap

a gate bias of  $\sim 1\text{V}$ , the leakage current increases from  $\sim 10^{-6}\text{A/cm}^2$  for a 3nm thick  $\text{SiO}_2$  layer to  $\sim 10\text{A/cm}^2$  for a 1.5nm thick  $\text{SiO}_2$  layer: seven orders of magnitude in increased current for a thickness change of only a factor of 2. A high gate leakage current can alter the device performance and increase the standby power consumption.

Reducing the gate leakage current is an important reason for searching for alternatives for  $\text{SiO}_2$ -based gate dielectrics. Another limitation for thin oxides might stem from their reduced lifetime. The lifetime estimations for thin  $\text{SiO}_2$  gate oxides lead to the conclusion that a 1.5nm thick oxide cannot meet the 10-year requirement lifetime at any bias. Oxide reliability thus remains one of the major issues in CMOS scaling. It's another driving force towards replacing  $\text{SiO}_2$  by high-K dielectrics. Because of these limitations, the semiconductor industry has been investigating alternatives to the  $\text{Si/SiO}_2$  system. Table 1.1 shows the timeline for the recent and anticipated future requirements for the equivalent  $\text{SiO}_2$  gate oxide thickness, the electrical requirements of the oxide and the experimental results of leakage current density at the gate bias in the appropriate technology generations. Preliminary analysis indicates that, balancing the gate leakage control requirements against performance requirements, high-K materials may be required for the gate dielectric by around the year 2005 [6].

The gate capacitance of a CMOS device is given by

$$C = \frac{\epsilon_0 \epsilon_r A}{d}, \quad (1.1)$$

where  $\epsilon_0$  is the permittivity in vacuum ( $\epsilon_0 = 8.85418 \times 10^{-14}\text{F/cm}$ ),  $\epsilon_r$  is the relative permittivity of the dielectric material,  $A$  is the area of the capacitor (gate length $\times$ gate width) and  $d$  is the thickness of the dielectric film. The gate capacitance is proportional to the dielectric constant, the length and width of the gate, and inversely proportional to the thickness of the gate dielectric material.

To reduce the leakage current while maintaining the same gate capacitance, a thicker dielectric film with a higher dielectric constant is required. But not all materials

Production Year	Technology Node(nm)	Gate dielectric( $\text{SiO}_2$ equivalent)thickness for high performance( $\text{\AA}$ )	Gate bias $V_{dd}$ (V)	Leakage current( $\text{A}/\text{cm}^2$ )
2001	130	13-16	1.1	> 0.1
2002	115	12-16	1.0	> 0.1
2003	100	11-16	1.0	> 0.1
2004	90	9-14	1.0	> 1
2005	80	8-13	0.9	> 2
2006	70	7-12	0.9	> 5
2007	65	6-11	0.7	> 10
2010	45	5-8	0.6	> 100
2013	32	4-6	0.5	
2016	22	4-5	0.4	

Table 1.1: Gate dielectric requirements for future technologies (according to the ITRS Roadmap 2001)

with higher dielectric constant than  $\text{SiO}_2$  are acceptable as a gate dielectric material in Si based MOS devices.


The gate leakage current is exponentially dependent on the dielectric layer thickness, while the capacitance is only linearly dependent on the thickness. Short-channel performance degradation, which is caused by the fringing field from the gate to the Source/Drain (S/D) region, depends on the gate dielectric thickness-to-length aspect ratio. Therefore, materials with a too high dielectric constant create additional problems. A desirable alternative gate dielectric material should have a dielectric constant 4-10 times higher than  $\text{SiO}_2$ , which is 3.9. That is, the alternative material should have a dielectric constant between 15 and 40. The use of such high-K dielectric materials would provide the equivalent oxide thicknesses (EOT) required to maintain current drive, while maintaining acceptably low tunneling current. EOT refers to the thickness of any dielectric scaled by the ratio of its dielectric constant to that of  $\text{SiO}_2$  ( $K_{\text{SiO}_2}$ ) such that:

$$EOT = d \cdot \left( \frac{K_{\text{SiO}_2}}{K_x} \right) = d \cdot \left( \frac{3.9}{K_x} \right), \quad (1.2)$$

where  $d$  is the physical thickness of the dielectric, and  $K_x$  is the dielectric constant of the alternative dielectric.

At first glance, this would seem to be a winning proposal, since a substantial reduction in the current should be possible with only small increase in dielectric thickness. For a large number of dielectrics, however, the gate current is also exponentially dependent upon the barrier height between the electrode and the conduction band of the insulator and between the conduction band of the insulator and the substrate. Therefore, not only is a material with higher dielectric constant is required, but this material must also have a suitable barrier height on both sides to keep the leakage current within reasonable limits.

However, physical thickness and interfacial band alignment are only two factors that affect device performance. Other limitations on the material choice come from stability issues. Alternative gate dielectrics have to be compatible with a CMOS process flow. That poses severe restrictions on the material due to post-growth processing steps (thermal stability and manufacturability). The high-K dielectric would be most likely deposited on a Si channel. Therefore, it should not show any tendency to form a silicide, silicon dioxide, or the mixtures of those by any of the following reactions:



where  $M$  represents a metallic element.

Thermodynamic stability considerations (to avoid the reactions in Eq.(1.3)) reduce the number of possible candidates significantly. In addition, all radioactive oxides and oxides not solid at 1000K are not suitable. Figure 1.3 shows an overview of all existing binary oxides [7, 8]. Only the oxides of the elements in the shaded squares are capable

for use for gate insulators; other elements can be eliminated from further consideration due to the reasons given above.

In recent years, many high-K dielectric materials have been suggested as replacement candidates for silicon dioxide and silicon nitride gate dielectrics, such as  $\text{Ta}_2\text{O}_5$ ,  $\text{TiO}_2$ ,  $\text{Y}_2\text{O}_3$ ,  $\text{CeO}_2$ ,  $\text{Al}_2\text{O}_3$ ,  $\text{Pr}_2\text{O}_3$ ,  $\text{SrTiO}_3$ ,  $\text{BaSrTiO}_3$  (BSTO),  $\text{ZrO}_2$  and  $\text{HfO}_2$ . Unfortunately, many of them have drawbacks.  $\text{Ta}_2\text{O}_5$  requires TiN electrode [9] and has very high leakage current on Si [10];  $\text{TiO}_2$  has poor band alignment with silicon.  $\text{Ta}_2\text{O}_5$ ,  $\text{TiO}_2$ ,  $\text{SrTiO}_3$  and  $\text{BaSrTiO}_3$  are thermally unstable when directly contacted with silicon [11]. The formation of  $\text{SiO}_2$  and/or metal silicide often occurs when these materials are deposited on silicon. Further growth of silicon dioxide or a silicide takes place during subsequent annealing, which is usually found to be necessary to reduce leakage currents. An underlying  $\text{SiO}_2$  layer reduces the effectiveness of any high-K material, since  $\text{SiO}_2$  has a lower dielectric constant and thus reduces the effective capacitance of the dielectric film. For example, to obtain an EOT of 1.5nm one could use a 11.54nm thick film with a  $K=30$ . The presence of an 1nm interfacial  $\text{SiO}_2$  layer would reduce this thickness down to 3.85nm. For the same required EOT, the physical thickness of the high-K material decreases due to interfacial layers, thus the leakage current through the film increases substantially. Although an additional barrier layer can be added to solve this problem, it will add process complexity and impose thickness scaling limitations. Some ferroelectric materials such as BSTO ( $K>200$ ) have too high dielectric constant, which may cause fringing field induced barrier lowering effect as mentioned above. Materials having relatively low dielectric constant such as  $\text{Al}_2\text{O}_3$  ( $K=12$ ) and  $\text{Y}_2\text{O}_3$  ( $K=14$ ) do not provide sufficient advantages over  $\text{SiO}_2$  or  $\text{Si}_3\text{N}_4$ .

Among the materials with medium dielectric constant and good compatibility with silicon,  $\text{ZrO}_2$  and  $\text{HfO}_2$  are attracting much attention. Hf forms the most stable oxide with the highest heat of formation ( $\Delta\text{Hf}=271\text{Kcal/mol}$ ) among the elements in group IVA of the periodic table (Ti,Zr,Hf). Hf can also reduce the native  $\text{SiO}_2$  layer

● Not a solid at 1000K  
 ○ Radioactive  
 ① Si+MO<sub>x</sub> → M+SiO<sub>2</sub>  
 ② Si+MO<sub>x</sub> → MSi<sub>x</sub>+SiO<sub>2</sub>  
 ③ Si+MO<sub>x</sub> → M+MSi<sub>x</sub>O<sub>y</sub>

● H																			● He
● Li	● Be											● B	● C	● N	● O	● F	● Ne		
① Na	① Mg											● Al	● Si	● P	● S	● Cl	● Ar		
● K	● Ca	● Sc	② Ti	① V	① Cr	① Mn	① Fe	① Co	① Ni	① Cu	① Zn	① Ga	① Ge	● As	● Se	● Br	● Kr		
● Rh	● Sr	● Y	● Zr	① Nb	① Mo	○ Tc	① Ru	① Rb	① Pd	● Ag	① Cd	① In	① Sn	① Sb	① Te	● I	● Xe		
● Cs	③ Ba	● Lu	● Hf	① Ta	① W	① Re	① Os	① Or	● Pt	● Au	● Hg	● Tl	① Pb	① Bi	○ Po	○ At	○ Rn		
○ Fr	○ Ra	○ Lr	○ Rf	○ Ha	○ Sg	○ Bh	○ Hs	○ Mt											

○ La	○ Ce	○ Pr	○ Nd	○ Pm	○ Sm	○ Eu	○ Gd	○ Tb	○ Dy	○ Ho	○ Er	○ Tm	○ Yb
○ Ac	○ Th	○ Pa	○ U	○ Np	○ Pu	○ Am	○ Cm	○ Bk	○ Cf	○ Es	○ Fm	○ Md	○ No

Figure 1.3: Overview of all existing binary oxides



to form HfO<sub>2</sub>. Unlike other silicides, the silicide of Hf can be easily oxidized to form HfO<sub>2</sub>. The oxidization of ZrSi<sub>2</sub> forms SiO<sub>2</sub>, but the oxidization of HfSi<sub>2</sub> forms HfO<sub>2</sub>. HfO<sub>2</sub> is very resistive to impurity diffusion and intermixing at the interface because of its high density (9.68g/cm<sup>3</sup>). In addition, HfO<sub>2</sub> is compatible with *n*<sup>+</sup> polysilicon gate without any barrier materials. These properties make HfO<sub>2</sub> one of the most promising candidates for alternative gate dielectric application [12, 13, 14, 15].

HfO<sub>2</sub> can also be used in optical coatings and optoelectronic devices. It's a very commonly used material for optical coatings because of its hardness and good transparency in the visible and ultraviolet ranges of the spectrum. Its large transparent range is from the UV to the IR (0.22-12μm) [16]. The ease of evaporation adds to its popularity [17].

## **1.2 Purpose of the Research**

The goal of the thesis is to investigate the physical and dielectric properties of HfO<sub>2</sub> thin films deposited by pulsed DC magnetron reactive sputtering in the MIM (Metal-Insulator-Metal) structure. Different deposition conditions were investigated and the relationship between the deposition condition and electrical properties were investigated.

## **1.3 Thesis Organization**

This thesis investigated the effects of deposition conditions and measurement environments on the physical and dielectric properties of HfO<sub>2</sub> thin films in MIM (deposited on Pt/SiO<sub>2</sub>/Si substrates) and MIS (deposited on SiO<sub>2</sub>/Si substrates) structures, and built models for the capacitance and leakage current.

Chapter 2 describes the experiment methods including the deposition protocols, deposition condition matrix, measurement environments and devices used in the experiments.

Chapter 3 discusses in detail the measurement results of  $\text{HfO}_2$  in MIM structure and analyzes the data to acquire the properties of  $\text{HfO}_2$  films.

Chapter 4 describes the models for the capacitance and the leakage currents of  $\text{HfO}_2$  capacitors based on the experiment data.

Finally, Chapter 5 draws the conclusions from the experiment data and indicates the tasks for future work.

## CHAPTER 2

### EXPERIMENT PROCEDURE

This chapter provides an overview of the experiment procedure, including the deposition method and the electrical and physical characterization techniques.

#### 2.1 Deposition Method

The HfO<sub>2</sub> thin films were deposited by pulsed DC magnetron reactive sputtering using a Hf target. The deposition system is at the Laboratory for Surface Science and Technology (LASST) [18]. The target was 99.9% pure Hf excluding Zr which was present at 2.24%. Other contaminants such as H, Mg, Al, Si, Ti, V, Cr, Mn, Co, Ni, Cu, Nb, Mo, Sn, Ta, W, and Pb were less than 100ppm, except for Fe, which was present at 245ppm [19]. The magnetron was pulsed at a rate of 20KHz with a 50% duty cycle. The deposition rate of HfO<sub>2</sub> was measured at different O<sub>2</sub>/Ar ratios with a DC power of 100 and 300 Watts (keeping the total flow rate and pressure the same) using an in-situ quartz crystal microbalance (QCM) placed at the same location as the substrate.

The deposition rates varied from 0.6 to 8.4nm/min at a power of 100W and from 1.8 to 27nm/min at a power of 300W as the %O<sub>2</sub> was changed. Hysteresis was observed when increasing and then decreasing the %O<sub>2</sub> in the chamber as shown in Figure 2.1. As the O<sub>2</sub>/Ar ratio was increased, the deposition rate remained at a high level until the ratio reached a specific value, and then the rate decreased sharply to a low level and remained there. Then if the O<sub>2</sub>/Ar ratio was decreased, the rate remained at the low level until the ratio reached a much lower value, and then the rate went back to the high level. The hysteresis is probably due to a poisoning of the Hf target with O<sub>2</sub> causing the formation of a thin layer of HfO<sub>2</sub> on the surface of the target at high O<sub>2</sub> partial pressure.




Figure 2.1: Deposition rate as a function of the percent of O<sub>2</sub> in the flow

## 2.2 Deposition Protocol for MIM Capacitors

The MIM capacitors were investigated first, using Pt coated SiO<sub>2</sub>/Si substrates and Pt top electrodes. One advantage of the MIM structure is that there are no interfacial oxide effects at the dielectric electrode interface allowing an understanding of transport properties of the HfO<sub>2</sub> dielectrics.

A deposition protocol was determined after the deposition rates for the HfO<sub>2</sub> were measured and the Pt/SiO<sub>2</sub>/Si substrates were investigated by X-ray diffraction(XRD) as a function of annealing temperature.

The deposition protocol used for the MIM capacitor formation is shown in Figure 2.2. The Pt/SiO<sub>2</sub>/Si substrates were first annealed for one hour at a temperature of 700°C in air to stabilize the substrate. Figure 2.3 shows the XRD spectra of the substrate as a function of anneal temperature. After the 700°C anneal, the Pt changes from a mixed (110) and (111) orientation to a predominantly (111) orientation. The properties of the substrates should not change much during the HfO<sub>2</sub> deposition and post-deposition annealing. Thus any changes in permittivity and leakage current which are observed after the anneal are attributed to the result of the changes in the properties of HfO<sub>2</sub> thin films.

## 2.3 Experiment Procedure

Four deposition conditions were chosen for the deposition of HfO<sub>2</sub> used in the formation of the MIM capacitors; they are listed in Table 2.1. We chose the O<sub>2</sub>/Ar ratio so that a high deposition rate and a low deposition rate would occur with the same ratio. Two thickness series were deposited by changing the deposition time, at the same O<sub>2</sub>/Ar ratio and the same DC power level, one at high rate and one at low rate. In each series, five samples with the thickness 10, 20, 30, 50 and 75nm were deposited on Pt/SiO<sub>2</sub>/Si substrates and one 50nm sample was deposited on a quartz substrate. The




Figure 2.2: HfO<sub>2</sub> Deposition Protocol




Figure 2.3: XRD data of Pt substrates as a function of annealing temperature

Series	DC Power	Thickness	% O <sub>2</sub>	Deposition Rate(nm/min)
A	100W	10,20,30,50,75nm	13	8.4
B	100W	10,20,30,50,75nm	13	0.6
C	300W	10,20,30,50,75nm	40	25.2
D	300W	10,20,30,50,75nm	40	1.8

Table 2.1: Experimental Matrix for MIM structure

deposition rate was measured before and after each deposition by QCM to ensure the deposition rate remained constant during the deposition. The deposition temperature is room temperature.

After deposition, the top Pt electrodes were formed by e-beam evaporation through an aperture mask to create the top electrodes for the MIM capacitors. The aperture mask has many apertures with different sizes. The diameters of the mostly used circular electrodes are  $\sim 300$ ,  $\sim 115$  and  $\sim 90$   $\mu\text{m}$ . Finally, post-electrode anneal was performed at  $600^\circ\text{C}$  for 60 minutes in air. All the measurements were performed before and after post top electrode anneal.

## 2.4 Measurement Procedure

### 2.4.1 Physical Measurement Procedure

The roughness of the HfO<sub>2</sub> films and the substrates was measured by a Alpha-Step 500 Tencor profilometer.

The structure of the HfO<sub>2</sub> films and substrates was characterized by X-ray diffraction (XRD) using a Scintag X2 system.

The optical bandgap of the HfO<sub>2</sub> was determined from optical absorption measurements on the 50nm HfO<sub>2</sub> films deposited on the quartz substrates by means of Beckman Diode Array UV-VIS Spectrometer 7400.



## 2.4.2 Electrical Measurement Procedure

The electrical properties were characterized in terms of their relative permittivity ( $\epsilon_r$ ) as a function of frequency, bias voltage and temperature, and leakage behavior as a function of voltage(I-V), time(I-t) and temperature(I-T).

The electrical measurements were performed over a temperature range from -5 to 200°C and a frequency range from 100 to 1M Hz. The samples were measured on a temperature controllable platform on a Cascade Microtech probe station. The probe station has tiny probes that can contact the small electrodes of the capacitors. The temperature was controlled by a Temptronic thermal controller.

The relative permittivity was also measured under different humidity environment to determine the effect of humidity uptake on electrical measurements.

The capacitance and leakage current were measured using an Agilent 4284A Precision LCR Meter and Keithley Model 236/237 Source-Measure Unit, respectively. The relative permittivity was calculated from the measured capacitance using the relation:

$$\epsilon_r = \frac{C \cdot d}{\epsilon_0 A}, \quad (2.1)$$

which can be derived simply from Eq.1.1.

All the measurements were performed at 25°C unless otherwise specified. The electric measurements for all samples were performed before and after the post electrode anneal.

## CHAPTER 3

### CHARACTERIZATION OF HfO<sub>2</sub> CAPACITORS

This chapter investigates the physical and electrical characterization of HfO<sub>2</sub> thin films in a MIM structure with Pt electrodes. One advantage of the MIM structure is that there are no interfacial oxide effects at the dielectric interface allowing an understanding of transport properties of the HfO<sub>2</sub> dielectrics.

#### 3.1 Physical Characterization

The roughness was measured for both the HfO<sub>2</sub> films and the Pt/SiO<sub>2</sub>/Si substrates. The deposited films have similar roughness to the substrates. Roughness effects are thus not considered when analyzing the electrical data. The mean roughness was in the range of 0.3 to 1nm for the 50nm thick films.

Figure 3.1 shows the the highest peak of the XRD spectrum at 28.3 degrees for the 50nm thick low deposition rate HfO<sub>2</sub> films deposited at a power of 300W as a function of annealing temperature. The XRD results indicate the films are deposited with some crystallinity and have a ( $\bar{1}11$ ) orientation. The intensity of the ( $\bar{1}11$ ) peak increase by approximately 25% after a 600°C anneal. No other peaks are observed in the XRD spectrum. The phase of the peak shift to the left after the 500°C and 600°C anneal, which means the film becomes denser. It may be because that the film became more stoichiometric after being annealed in the air. The HfO<sub>2</sub> films deposited at a power of 100W show the similar spectrum.

The optical bandgap was determined for the 50nm HfO<sub>2</sub> films deposited on the quartz substrates. The optical bandgap,  $E_{opt}$ , can be derived from the transmission of visible light by the Tauc method [20, 21]. The absorption as a function of frequency  $\alpha(\omega)$  is given by

$$\alpha(\omega) = B(\hbar\omega - E_{opt})^2/\hbar\omega \quad (3.1)$$




Figure 3.1: XRD data of HfO<sub>2</sub> thin film as a function of annealing temperature

where  $B$  is a constant, and  $\hbar$ ,  $\omega$  and  $E_{opt}$  are the reduced Plank constant, angular frequency and optical bandgap respectively. The optical bandgap  $E_{opt}$  and  $B$  of the film can be determined graphically by extrapolating the linear region of the curves of  $(\hbar * \alpha * \omega)^{1/2}$  as a function of  $\hbar * \omega$  [20, 21].

Figure 3.2 shows the curves of  $(\hbar * \alpha * \omega)^{1/2}$  as a function of  $\hbar * \omega$  for the high rate samples and the low rate samples. The circles show the data of the high deposition rate samples (series A and C) and the triangles show the data of the low deposition rate samples (series B and D). The bandgap was calculated to be between 3.8-4.2eV for deposition series A and C and between 5.1-5.5eV for deposition series B and D before the post-deposition anneal. For the samples deposited at low rate, the slope of the linear region is sharper and the bandgap is larger. The reason may be that the Hafnium was not fully oxidized at high rate and thus  $HfO_x$  (with  $x < 2$ ) was formed instead of  $HfO_2$ . This is consistent with the results of electrical measurements, where the higher relative permittivity and higher leakage currents of series A and C indicate that the Hafnium on these samples was not fully oxidized.

The bandgap is 5.4eV for all samples after the 600°C post-deposition anneal as shown in Figure 3.3. Similar electrical properties were also observed on series A and C samples to series B and D samples after the post-deposition anneal. This indicates that the samples were fully oxidized during the post-deposition anneal in air.

## 3.2 Electrical Characterization

The electrical properties were characterized in terms of their relative permittivity ( $\epsilon_r$ ), dissipation factor ( $\delta$ ) and leakage (I) behavior. The electrical measurements were performed over a temperature range of -5 to 200°C and a frequency range of 100 to 1M Hz.

The relative permittivity ( $\epsilon_r$ ) and dissipation factor ( $\delta$ ) of every sample were measured before and after anneal. In terms of dissipation, the samples deposited at a




Figure 3.2:  $(\hbar \cdot \alpha \cdot \omega)^{1/2}$  as a function of  $\hbar \cdot \omega$  for  $\text{HfO}_2$  deposited at high deposition rate and low deposition rate before anneal




Figure 3.3:  $(\hbar * \alpha * \omega)^{1/2}$  as a function of  $\hbar * \omega$  for HfO<sub>2</sub> after anneal

power of 300W are lower than those deposited at 100W, and the samples deposited at the higher rate are lower than those at the lower rate before the post-deposition anneal. The dissipation factors of the 300W high rate samples are all less than 0.03 at a frequency of 1KHz. The dissipation factors of the 100W low rate samples are greater than 0.1, and some are up to 0.3-0.4. The high dissipation of these samples makes their permittivity measurement unreliable. After the anneal, the dissipation factor for the samples deposited at high rate decreased by an order of magnitude, but that for the samples deposited at low rate didn't change much.

The relative permittivity of the samples deposited at 300W and 100W showed similar trend versus thickness. For the samples deposited at the high rates, the relative permittivity increases with the thickness continuously. The high rate samples have much higher relative permittivity than low rate ones. After post-deposition annealing, the relative permittivity of both the high rate samples and low rate samples decreased. The relative permittivity of high rate samples is only a little higher than that of low rate samples. Figure 3.4 shows the relative permittivity (solid lines) and dissipation factor (dashed lines) as a function of thickness measured at a frequency of 1KHz for the samples deposited at a power of 300W. As mentioned above, the permittivity measurement of the samples deposited at a power of 100W and low deposition rate because of their high dissipation factor. So it's hard to compare them with the data of the samples deposited at 300W.

Figure 3.5 shows the relative permittivity as a function of frequency for the HfO<sub>2</sub> sample with a thickness of 50nm deposited at a power of 300W and low deposition rate both before and after the post-deposition anneal. Before anneal, the relative permittivity decreased with the increase of frequency. The relative permittivity changed from ~26 at 100Hz to ~16 at 1MHz. After the anneal, the relative permittivity doesn't change much over the measurement frequency range. The relative permittivity is ~28.5 at 100Hz and ~27 at all frequencies above 1KHz.




Figure 3.4: The relative permittivity and dissipation factor of  $\text{HfO}_2$  as a function of thickness at 1KHz






Figure 3.5: The relative permittivity of HfO<sub>2</sub> as a function of frequency for the 50nm sample of deposition series B

The relative permittivity increases over the measured temperature range before and after anneal of the HfO<sub>2</sub> sample with a thickness of 50nm in series A, as shown in Figure 3.6. After being annealed, the samples have much flatter  $\epsilon_r(T)$  curve. The relative permittivity changes little with the increase of temperature. After anneal, the permittivity increased by a rate of 0.027%/°C.

The relative permittivity is also a function of bias voltage. Before the post-deposition anneal, the relative permittivity increased by 9.3% when the bias voltage increased from 0 to 3volts. After the anneal, the relative permittivity remained constant over the measurement range from 0 to 5volts. The data is depicted in Figure 3.7. The triangles shows the data for the sample with a thickness of 20nm of deposition series B; the circles shows the data for the sample with a thickness of 75nm of deposition series A.

The humidity uptake was found to affect the electrical measurements before the final anneal. The measurement showed great difference (higher relative permittivity) after the sample was exposed overnight in air.

The relative permittivity becomes higher under the same measurement condition when the sample was exposed in high humidity environment. After being heated at 100°C and cooled down, the relative permittivity decreased. This is because the humidity in the sample was expelled during the anneal. When the sample underwent the same temperature change procedure, the great change in relative permittivity didn't occur. The reason is that the sample didn't contain as much humidity as before and thus the measurement result was consistent. The change of relative permittivity during thermal cycling is shown in Figure 3.8.

The relative permittivity was measured in different humidity environment with all the other conditions the same. In high humidity environment, the capacitance thus the relative permittivity increased more than 8% in 20 minutes. The changes of relative permittivity with time under different humidity are shown in Figure 3.9. So we can




Figure 3.6: The relative permittivity of  $\text{HfO}_2$  as a function of temperature for the 50nm sample of deposition series A




Figure 3.7: The relative permittivity of  $\text{HfO}_2$  as a function of the applied bias voltage




Figure 3.8: The change of relative permittivity of HfO<sub>2</sub> as a function of temperature (before anneal)

conclude that the humidity uptake is the reason for the change. After anneal, the influence of humidity on relative permittivity is greatly reduced most likely due to densification and more complete oxidization of the HfO<sub>2</sub> film.

The leakage current was measured as a function of time, voltage and temperature (I-t, I-V and I-T) for a step-function voltage input. The current density was found to decrease as a function of time following a power law  $J(t) = J_0 t^{-n} + J_u$ , where  $J_u$  was the final, steady-state leakage current density. The leakage current of series B and D decreases faster than that of series A and C, as shown in Figures 3.10 and 3.11. After anneal, all the series behave similarly to the low deposition rate samples but the decrease in current is even faster (n is larger). It takes only 1 to 3 minutes for the leakage currents to decrease to a stable level. The leakage current for the samples after anneal were shown in Figures 3.12 and 3.13. These transient currents may be due to the movement of charge defects in the film, such as oxygen vacancies, but further work is needed to fully investigate the cause of this transient current.

All the following measurements were performed after the leakage current decreased to a stable value to exclude the influence of transient response. Before anneal, the high deposition rate samples have leakage currents about 3-5 orders of magnitude higher than low deposition rate samples. As mentioned in Section 3.1, at high deposition rate, the Hafnium was not fully oxidized and thus HfO<sub>x</sub> (with  $x < 2$ ) was formed instead of HfO<sub>2</sub>. The high deposition rate samples contain more metal than the low deposition rate samples. So they have much higher leakage currents. Before the post-deposition anneal, the 300W samples have leakage currents one order of magnitude lower than the samples deposited at 100W. The order of the magnitude of the leakage currents density (A/cm<sup>2</sup>) at 1 volt are -4 (300W high rate), -6 to -9 (300W low rate), -3 (100W high rate) and -8 (100W low rate). After the anneal, the leakage currents of all the series are in the same order of magnitude -9 or -10 at 25°C, and increase to -6 or -7 at 200°C.




Figure 3.9: The change of relative permittivity of  $\text{HfO}_2$  as a function of time under different humidity conditions (before anneal)




Figure 3.10: The leakage current of HfO<sub>2</sub> as a function of time for the sample with a thickness of 20nm of series A at 1 volt before anneal






Figure 3.11: The leakage current of HfO<sub>2</sub> as a function of time for the sample with a thickness of 75nm of series B at 1 volt before anneal

Figure 3.12: The leakage current of HfO<sub>2</sub> as a function of time for the sample with a thickness of 20nm of series A at 1 volt after anneal

Figure 3.13: The leakage current of HfO<sub>2</sub> as a function of time for the sample with a thickness of 75nm of series B at 1 volt after anneal

The leakage current density increases with the increase of voltage. When the voltage is between -1 and 1V, the increase of leakage current is linear. With the voltage above 1.5volts, the current has a higher rate of change. The leakage current as a function of voltage for the 50nm film from series B is shown in Figures 3.14 and 3.15. Similar behavior was observed both before and after the post-deposition anneal.

The leakage current density also changes with the temperature. The leakage current density increased with the increase of temperature when the temperature is higher than a specific threshold. When the temperature is below the threshold, the leakage current showed little temperature dependence. The threshold is different for the four series and is discussed further in section 4.2. The leakage current as a function of temperature for the 75nm film of series B is shown in Figure 3.16. The samples of other deposition series have similar leakage behavior.




Figure 3.14: The leakage current of HfO<sub>2</sub> as a function of voltage for the 50nm sample of series B




Figure 3.15: The leakage current of HfO<sub>2</sub> as a function of voltage for the 50nm sample of series B




Figure 3.16: The leakage current of HfO<sub>2</sub> as a function of temperature for the 75nm sample of series B

## CHAPTER 4

### DISCUSSION OF RESULTS

This chapter describes the models for the permittivity and leakage current of the HfO<sub>2</sub> films.

#### 4.1 Permittivity Model

##### 4.1.1 Permittivity Model vs Frequency

The model for permittivity is for the HfO<sub>2</sub> films after the post-deposition anneal.

The permittivity of HfO<sub>2</sub> is nearly constant but decreases slightly between 1KHz to 1MHz. The relative permittivity of the HfO<sub>2</sub> films was found to follow a linear relation to the logarithm of frequency over the frequency range from 1KHz to 1MHz, as shown in Figure 4.1. The solid line shows the relative permittivity of HfO<sub>2</sub>, and the dotted line shows the linear relation to  $\log(f)$ . The relation is given by

$$\epsilon_T(f) - \epsilon_0 = a \cdot \log(f) \quad (4.1)$$

where  $\epsilon_T$  is the permittivity of HfO<sub>2</sub> which is a function of frequency,  $\epsilon_0$  is low frequency limit of permittivity,  $a$  is constant, and  $f$  is the frequency. The 50nm film can be modeled with  $\epsilon_0=27.535$  and  $a=-0.0643$ .

At frequencies below 1KHz, the curve of permittivity vs. frequency deviated from the relation of Eq.4.1. Further investigation is needed to determine if this is a real effect or measurement artifact.

##### 4.1.2 Permittivity Model vs Temperature

The relative permittivity of the HfO<sub>2</sub> films is also a function of temperature as mentioned in Chapter 3. After the final anneal, it increases slightly with temperature




Figure 4.1: The relative permittivity of  $\text{HfO}_2$  as a function of frequency for the 50nm sample of deposition series B

over the measurement range from 26.90 to 28.27. The function is approximately linear over the measurement temperature range, as indicated by the dashed line in Figure 3.6. The permittivity as a function of temperature is given by

$$\epsilon_T(T) - \epsilon_0 = c \cdot T \quad (4.2)$$

where  $\epsilon_T$  is the capacitance as a function of temperature,  $\epsilon_0$  is the capacitance at a given temperature (here  $T=5^\circ\text{C}$ ),  $T$  is the temperature in  $^\circ\text{C}$ , and  $c$  is a constant. For all of the measured samples,  $\epsilon_0 \approx 26.90$  and  $c=0.0072$ . The result for the 50nm film of series B is shown in Figure 3.6.

The relative permittivity of the  $\text{HfO}_2$  films remains constant at different bias voltage from 0 to 5volts excluding the measurement error.

## 4.2 Leakage Model

### 4.2.1 Leakage Model vs Time

As mentioned in Chapter 3, the leakage current of  $\text{HfO}_2$  MIM capacitors was found to decreased as a function of time following a power law.

$$J(t) = J_0 t^{-n} + J_u \quad (4.3)$$

where  $J$  is the leakage current density which is a function of time,  $J_0$  is the initial current density when the voltage is applied,  $J_u$  is the steady-state leakage current density when the time goes to  $\infty$ , and  $n$  is a constant. The curves of  $\log(J)$  vs. time for the samples of series A and B before the post-deposition anneal are shown in Figures 4.2 and 4.3 respectively. The leakage current for the samples after the anneal has similar behavior but decreases much faster with time. The curves of  $\log(J)$  vs. time for the samples of series A and B after the post-deposition anneal are shown in Figures 4.4 and 4.5



respectively. Because of the shorter measurement time and the smaller range of current for the samples after the anneal, fluctuations due to noise are evident.

Series A and B can be modeled with  $n=0.0094$  and  $n=0.62$  before anneal and with  $n=0.90$  and  $n \approx 1$  after anneal.

## 4.2.2 Leakage Model vs E and T

The field dependence of the leakage current density of the HfO<sub>2</sub> films after the post-deposition anneal was found to follow the Schottky model. The temperature and field dependence of the leakage current for the standard thermionic emission Schottky model is given by

$$J = A^*T^2 \exp\left(\frac{-W_B}{kT}\right) \exp\left(\frac{q}{kT} \sqrt{\frac{q}{4\pi\epsilon}} E\right) \quad (4.4)$$

where  $A^*$  is the effective Richardson's constant, which incorporates carrier mobility;  $q$  is the electronic charge,  $\epsilon$  is the permittivity;  $k$  is Boltzmann's constant,  $J$  is the leakage current density;  $T$  is the temperature,  $E$  is the electric field across the film;  $W_B$  is the barrier height. If the conduction mechanism is thermionic emission, the plots of  $\log(J)$  vs.  $E^{1/2}$  and  $\log(J/T^2)$  vs.  $1000/T$  yield straight lines. The barrier height,  $W_B$ , can be extracted from either the slope or the intercepts of the plots [22, 23].

For fields above  $1 \times 10^5$  V/cm, the curve of  $\log(J)$  vs.  $E^{1/2}$  for the 50nm series B HfO<sub>2</sub> is shown in Figure 4.6. Other series have similar behavior. It's approximately linear at voltages above 1 volt. Below the knee in the Schottky plot (1V,  $E=2 \times 10^5$  V/cm), the field dependence is approximately Ohmic. In the Ohmic region, the resistance of the film is approximate  $3.9 \times 10^8 \Omega \cdot \text{cm}^2$ . At 27°C, the dielectric breakdown occurred at  $\sim 9.1$ V for the film with a thickness of 50nm, that is under an electric field of  $1.82 \times 10^6$  V/cm.

The temperature dependence of the leakage current density for the HfO<sub>2</sub> films with a thickness of 75nm of all the deposition series after the post-deposition anneal at




Figure 4.2: The leakage current of HfO<sub>2</sub> as a function of time for the sample with a thickness of 20nm of series A at 1 volt before anneal




Figure 4.3: The leakage current of HfO<sub>2</sub> as a function of time for the sample with a thickness of 75nm of series B at 1 volt before anneal




Figure 4.4: The leakage current of HfO<sub>2</sub> as a function of time for the sample with a thickness of 20nm of series A at 1 volt after anneal




Figure 4.5: The leakage current of HfO<sub>2</sub> as a function of time for the sample with a thickness of 75nm of series B at 1 volt after anneal




Figure 4.6: Field dependence of the leakage current density for the 50nm series B HfO<sub>2</sub> thin film after anneal at a temperature of 25°C

a field of  $1.333 \times 10^5$  V/cm is shown in Figure 4.7. At high temperatures, the curves of  $\log(J/T^2)$  vs.  $1000/T$  for all the series are linear. The temperature thresholds for the linear region are  $\sim 135^\circ\text{C}$ ,  $\sim 125^\circ\text{C}$ ,  $\sim 145^\circ\text{C}$  and  $\sim 155^\circ\text{C}$  for deposition series A, B, C, and D respectively. Using the data in Figure 4.6 and 4.7, and Eq.4.4, the Schottky barrier height  $W_B$  is estimated to be between 0.866eV to 0.885eV using.

From the discussion above, the conclusion can be drawn that the leakage behavior of HfO<sub>2</sub> thin films with top Pt electrode follows the Schottky model at fields higher than  $1.333 \times 10^5$  V/cm and temperatures higher than  $125^\circ\text{C}$ . Below  $125^\circ\text{C}$ , the leakage current density is nearly independent of temperature.

One possibility of such leakage behavior may be due to mobile defects in the HfO<sub>2</sub>. The HfO<sub>2</sub> is assumed to be filled with mobile charged defects such as oxygen vacancies. Initially, the defects are uniformly distributed within the HfO<sub>2</sub> film at low temperature and low field. If there are sufficient numbers of defects, an electron may be able to tunnel through the Schottky barrier to one of the defects, then hop, from one defect to the another defect, finally reaching the other electrode. The hopping model would produce a nearly Ohmic response. On the other hand, if the defects are non-uniformly distributed (e.g., more defects near one of the electrodes than the other and thus a reduced defect region near one of the electrodes), the Schottky barrier could be the dominant barrier for electron transport and the current would follow a Schottky model. If the defects are charged, under high fields the defects will drift with the electric field and accumulate at one of the electrodes; similarly, at high temperatures, the defects would be much more mobile and would drift with the electric field (even at low fields) and accumulate at one of the electrodes. Thus, the Schottky barrier would dominate at high fields and high temperatures; a hopping mechanism would dominate at low fields and low temperatures. The models are depicted in Figure 4.8.






Figure 4.7: Temperature dependence of the leakage current density of HfO<sub>2</sub> for the 75nm thick samples of all deposition series at a field of  $1.333 \times 10^5$  V/cm





At low temperature and low field, electrons can tunnel through the Schottky barrier to a defect state and hop from defect to defect.



At high temperature and high field, the Schottky barrier at interface dominates the leakage behavior.

Figure 4.8: Possible leakage model to explain carrier transport in thin films of HfO<sub>2</sub>

## CHAPTER 5

### CONCLUSION AND TASKS FOR FUTURE WORK

#### 5.1 Summary

This thesis investigated a promising dielectric for future microelectronic applications—HfO<sub>2</sub> in MIM structures. The HfO<sub>2</sub> thin films were deposited by pulsed DC magnetron reactive sputtering under different conditions. The physical and dielectric properties (relative permittivity and leakage behavior) were studied before and after the post-deposition anneal, and models for the permittivity and leakage current were developed.

#### 5.2 Conclusion

Our experiment demonstrates that high quality thin film of HfO<sub>2</sub> can be deposited by pulsed DC magnetron reactive sputtering. The deposition rate versus Ar/O<sub>2</sub> ratio shows hysteresis. As the O<sub>2</sub>/Ar ratio was increased, the deposition rate remained at a high level until the ratio reached a specific value, and then the rate decreased sharply to a low level and remained there. Then as the O<sub>2</sub>/Ar ratio was decreased, the rate remained at the low level until the ratio reached a much lower value, and then the rate went back to the high level. The samples deposited at high power have lower dissipation. The best condition is 300Watts high deposition rate followed by a 600°C, 60 minutes anneal in air. The samples made under this condition have low dissipation factor (<0.01) and lower leakage current (<10<sup>-9</sup> A/cm<sup>2</sup> at a field of 1.333 × 10<sup>5</sup> V/cm).

The relative permittivity is a function of thickness, temperature, frequency and bias voltage. The dependence of relative permittivity on these conditions becomes weaker after the post-deposition anneal of 600°C for 60 minutes. The  $\epsilon_r(T)$  curve increases slightly over the temperature range from -5 to 200 °C by 5.13% after anneal and the  $\epsilon_r(f)$  curve decreases slightly over the frequency range from 100 to 1MHz

following a linear relation to the logarithm of frequency. Humidity uptake is found to be able to increase the relative permittivity of the HfO<sub>2</sub> films before anneal. The optical bandgap is the same for all the samples after annealing at 5.4eV.

The leakage current is a function of time, voltage and temperature. The leakage current density decreases with time following a power law. The leakage current decreases much faster after the post-deposition anneal than before the anneal. The leakage current density increases with the increase of voltage. At voltages below 1volt, the relation is approximately Ohmic. At higher voltages, it follows the relation of Schottky model. The leakage current density increases with the increase of temperature. At temperatures above a specific threshold temperature, the leakage current density follows the relation of Schottky model. The barrier height is estimated to be between 0.866eV to 0.885eV, and the dielectric breakdown occurs under an electric field of  $1.82 \times 10^6$  V/cm.

As a result of my work, HfO<sub>2</sub> thin films shows good properties as a gate dielectric material. It has proper dielectric constant, low dissipation factor and low leakage current density. The working conditions such as temperature, voltage and frequency have little influence on its dielectric constant. So HfO<sub>2</sub> is a promising alternative for SiO<sub>2</sub>, and it's worth investigating more deeply.

### **5.3 Tasks for Future Work**

Due to the limit of time and the breakdown of devices, the properties of HfO<sub>2</sub> thin films in MIS structure haven't been investigated. Similar characterization of MIS capacitors will be made. The investigation of the HfO<sub>2</sub> MIS capacitors with different thickness SiO<sub>2</sub> layers would make the properties more clear. The deposition protocol of MIS capacitors is introduced briefly as follows.

The HfO<sub>2</sub> thin films were deposited on SiO<sub>2</sub>/Si substrates with 29.73Å SiO<sub>2</sub> layer with standard deviation of 0.22Å to create MIS capacitors. The SiO<sub>2</sub>/Si was grown by thermal oxidation by National Semiconductor using a state-of-the-art growth process.

Series	DC Power	Thickness	%O <sub>2</sub>	Deposition Rate(nm/min)
E	100W	0,3,7,10,20nm	13	8.4
F	300W	0,3,7,10,20nm	40	25.2

Table 5.1: Experimental Matrix for MIS structure

The small set of deposition conditions, which were listed in Table 5.1, are similar to those of MIM capacitors.

Two series were deposited, one at DC power 100 Watts and the other at 300 Watts. There are five samples in each series. One sample has no HfO<sub>2</sub> layer and the Pt electrodes were formed directly on the substrate to investigate the properties of the SiO<sub>2</sub>/Si, four samples with the thickness of 3, 7, 10, 20nm were deposited. The deposition temperature is room temperature.

On all the samples, the thickness of top Pt electrode is 100nm.

It would be helpful to explore the properties for the HfO<sub>2</sub> thin films deposited under more deposition conditions such as different temperatures, pressures, more DC power levels and different duty cycles [24, 25, 26, 27, 28, 29].

The sputtering deposition method may cause damage and thus is not suitable for industrial application. So other deposition methods received attention and high quality HfO<sub>2</sub> thin films have been made with these deposition methods such as ion assisted deposition (IAD) [30, 31], electron-beam deposition [32] and especially the metal-organic chemical vapor deposition (MOCVD) [33]. It is valuable to investigate the deposition conditions and properties of HfO<sub>2</sub> thin films for these deposition methods.

## REFERENCES

- [1] “International Technology Roadmap for Semiconductors 2001 Edition,” 2001. <http://public.itrs.net>.
- [2] “International Technology Roadmap for Semiconductors.” <http://public.itrs.net>.
- [3] R. H. Dennard, F. H. Gaensslen, H. N. Yu, V. L. Rideout, E. Bassous, and A. R. LeBlanc, “Design of ion-implanted MOSFETs with very small physical dimensions,” *IEEE J. Solid-State Circuits*, p. 256, 1974.
- [4] G. Baccarani, M. R. Wordeman, and R. H. Dennard, “Generalized scaling theory and its application to a 1/4 micrometer MOSFET design,” *IEEE Trans. Electron Devices*, p. 452, 1984.
- [5] H. J. Osten, “High-K Dielectrics: Moving beyond the Silicon Dioxide Era.” Invited Feature Article for Vacuum Solutions (in press).
- [6] “International Technology Roadmap for Semiconductors 2002 Edition,” 2002. <http://public.itrs.net>.
- [7] K. Satoh, “Study on Pr<sub>2</sub>O<sub>3</sub> Dielectric Thin Films for MOSFET Gate Insulator Application.” Master’s Thesis, Iwai Laboratory, Tokyo Institute of Technology, 2002.
- [8] M. Takeda, “Study on Lu<sub>2</sub>O<sub>3</sub> Thin Films for High-k Gate Insulator Application.” Master’s Thesis, Iwai Laboratory, Tokyo Institute of Technology, 2002.
- [9] “LETI Annual Research Review - HighK Gate Dielectrics,” 2001. <http://www-leti.cea.fr>.
- [10] C. T. Hsu, Y. K. Su, and M. Yokoyama, “High Dielectric Constant of RF-Sputtered HfO<sub>2</sub> Thin Films,” *Japan Journal of Applied Physics*, vol. 31, pp. 2501–2504, August 1992.
- [11] W. Qi, B. H. Lee, R. Nieh, L. Kan, Y. Jeon, K. Onishi, and J. C. Lee, “High-K Gate Dielectrics,” in *Proceedings of SPIE-The International Society for Optical Engineering*, (Santa Clara, California), pp. 24–32, September 1999.
- [12] B. H. Lee, L. Kang, W.-J. Qi, R. Nieh, Y. Jeon, K. Onishi, and J. C. Lee, “Ultrathin Hafnium Oxide with Low Leakage and Excellent Reliability for Alternative Gate Dielectric Application,” in *Technical Digest-International Electron Devices Meeting*, pp. 133–136, 1999.
- [13] X. Zhao and D. Vanderbilt, “First-principles study of structural, vibrational, and lattice dielectric properties of hafnium oxide,” *Physical Review B*, vol. 65, 2002.

- [14] X. Zhao and D. Vanderbilt, "First-principles study of electronic and dielectric properties of  $ZrO_2$  and  $HfO_2$ ," in *Materials Research Society Symposium - Proceedings*, vol. 745, (Boston, Massachusetts), pp. 283–288, December 2002.
- [15] L. Kang, B.-H. Lee, W.-J. Qi, Y.-J. Jeon, R. Nieh, S. Gopalan, K. Onishi, and J. C. Lee, "Highly reliable thin hafnium oxide gate dielectric," in *Materials Research Society Symposium - Proceedings*, vol. 592, (Boston, Massachusetts), pp. 81–86, November-December 2000.
- [16] J. Aarik, A. Aidla, A. Kiisler, T. Uustare, and V. Sammelselg, "Influence of substrate temperature on atomic layer growth and properties of  $HfO_2$  thin films," *Thin Solid Films*, vol. 340, pp. 110–116, February 1999.
- [17] M. Gilo and N. Croitoru, "Study of  $HfO_2$  films prepared by ion-assisted deposition using a gridless end-hall ion source," *Thin Solid Films*, vol. 350, no. 1-2, pp. 203–208, 1999.
- [18] Laboratory for Surface Science and Technology, University of Maine, Orono, ME 04469.
- [19] "Pure Tech Materials Certification." Pure Tech Corp., 42 Mt. Ebo Road South, Brewster, NY, 10509.
- [20] J. Chen, Y. Leng, X. Tian, L. Wang, N. Huang, P. Chu, and P. Yang, "Antithrombogenic investigation of surface energy and optical bandgap and hemocompatibility mechanism of  $Ti(Ta^{+5})O_2$  thin films," *Biomaterials*, vol. 23, no. 12, pp. 2545–2552, 2002.
- [21] T. Güngör and H. Tolunay, "Effects of Substrate Temperature on Properties of a- $SiN_x:H$  Films," *Turkish Journal of Physics*, vol. 26, pp. 269–275, 2002.
- [22] D. E. Kotecki, J. D. Baniechi, H. Shen, R. B. Laibowitz, K. L. Saenger, J. J. Lian, T. M. Shaw, S. D. Athavale, C. Cabral, Jr., P. R. Duncombe, M. Gutsche, G. Kunkel, Y. J. Park, Y. Y. Wang, and R. Wise, "(Ba,Sr) $TiO_3$  dielectrics for future stacked-capacitor DRAM," *IBM Journal of Research and Development*, vol. 43, no. 3, pp. 367–382, 1999.
- [23] J. D. Baniechi, "Dielectric Relaxation of Barium Strontium Titanate and Application to Thin Films for DRAM Capacitors." Ph.D. Thesis, Columbia University, 2000.
- [24] A. Billard, D. Merics, F. Perry, and C. Frantz, "Influence of the target temperature on a reactive sputtering process," *Surface and Coatings Technology*, vol. 116-119, pp. 721–726, September 1999.
- [25] N. Martin, O. Banakh, A. M. e. Santo, S. Springer, R. Sanjinés, J. Takadoum, and F. Lévy, "Correlation between processing and properties of  $TiO_xN_y$  thin films sputter deposited by the reactive gas pulsing technique," *Applied Surface Science*, vol. 185, pp. 123–133, December 2001.

- [26] T. Dobashi, T. Umezawa, K. Sasaki, and A. Noya, "The Oxidation Process and Dissipation Factor of Al/Ta/Hf Multilayered Anodized Thin-Film Capacitors," *Electronics and Communications in Japan*, vol. 77, pp. 59–66, December 1994.
- [27] F. Lapostolle, T. H. Loï, A. Billard, and C. Frantz, "Enhanced deposition rate of d.c. reactively sputtered TiO<sub>2</sub> films by means of low-frequency modulation of the discharge current," *Surface and Coatings Technology*, vol. 97, pp. 547–581, December 1997.
- [28] H. Cichy and E. Fromm, "Oxidation kinetics of metal films at 300 K studied by the piezoelectric quartz crystal microbalance technique," *Thin Solid Films*, vol. 195, pp. 147–158, January 1991.
- [29] M. J. Esplandiu, E. M. Patrino, and V. A. Macagno, "Ellipsometric investigation of anodic hafnium oxide films," *Electrochimica Acta*, vol. 42, no. 9, pp. 1315–1324, 1997.
- [30] B. E. Kempf, H. W. Dinges, and A. Pöcker, "Ion Beam Sputter Deposition of Refractory Metal Oxides," in *Materials Research Society Symposium - Proceedings*, vol. 354, (Boston, Massachusetts), pp. 529–534, November-December 1995. Beam-Solid Interactions for Materials Synthesis and Characterization.
- [31] K. A. Klemm, L. F. Johnson, W. E. Kosik, D. R. Mckenzie, and I. Perez, "Hafnium Nitride Dielectric Phase Films Fabricated by Ion-Beam Sputtering," in *Materials Research Society Symposium - Proceedings*, vol. 327, (Boston, Massachusetts), pp. 97–102, November-December 1994. Covalent Ceramics II: Non-Oxides.
- [32] C. J. Stolz, L. M. Sheehan, M. K. von Gunten, R. P. Bevis, and D. J. Smith, "The advantages of evaporation of Hafnium in a reactive environment to manufacture high damage threshold multilayer coatings by electron-beam deposition," in *Proceedings of SPIE - The International Society for Optical Engineering*, vol. 3738, (Berlin, Germany), pp. 318–324, May 1999.
- [33] J. Park, B. K. Park, M. Cho, C. S. Hwang, K. Oh, and D. Y. Yang, "Chemical Vapor Deposition of HfO<sub>2</sub> Thin Films Using a Novel Carbon-Free Precursor: Characterization of the Interface with the Silicon Substrate," *Journal of Electrochemical Society*, vol. 149, pp. G89–G94, January 2002.

## **BIOGRAPHY OF THE AUTHOR**

Fan Yang was born in Shenyang, People's Republic of China on December 24, 1977. He received his high school education from Liaoning Experimental High School in Shenyang, P.R.China in 1995. He entered the Department of Communication and Control Engineering, Northern Jiaotong University in Beijing, P.R.China in 1995 and obtained his Bachelor of Engineering degree in Communication Engineering in 1999. In September 1999, he was enrolled for graduate study in Communication and Information System at Northern Jiaotong University.

In September 2001, he transferred to the Department of Electrical Engineering at the University of Maine and served as Research Assistant. His current research interests include characterization of novel dielectric materials. He is a member of Materials Research Society. He plans to continue his education at State University of New York at Buffalo, where he has been admitted to a Ph.D program.

Fan is a candidate for the Master of Science degree in Electrical Engineering from The University of Maine in December 2003.