

30
11-16-84 JS

I-18092

DR# 0593-2
SLAC - PUB - 3468
October 1984
(A)

NOTICE
THIS REPORT IS ILLEGIBLE TO A DEGREE
THAT PRECLUDES SATISFACTORY REPRODUCTION

HI-SPEED VERSATILE SERIAL CRATE CONTROLLER FOR CAMAC*

SLAC-PUB--3468

D. HORELICK
Stanford Linear Accelerator Center
Stanford, California 94305

DE85 002687

ABSTRACT

A serial crate controller, primarily for use in the SLC CAMAC control system, has been designed, and has been in use for about 2 years. The design supports a party line approach, with up to 16 crates on a single twisted pair for data transfers, plus another pair for prompt *L* response. The bit rate is 5 megabits/s, and complete transaction times of about 10 μ s are achieved for 16-bit data transfers over cables up to 1000 feet long. One of the primary objects of the design was simplicity - there are approximately 60 chips in the two-board unit.

a total line length of about 1000 feet, running at 5 megabits/s. In this case, Belden 9851 with an impedance of 200 Ω is used, terminated at both ends.

1. INTRODUCTION

A serial crate controller (SCC) has been developed for use in the SLC control system, and has been in use for some time now. Due to its versatility it has also been used in several smaller CAMAC automation systems at SLAC. The basic idea of this design was to develop a high speed party-line system simpler to implement and support than the standard CAMAC serial system.

The ground rules of the design were as follows: 1) use of "standard" RS-422A drivers and receivers in a baseband system; 2) common party line approach for reliability and optimum response; 3) self-clocking line signals with unique leading synchronization avoiding the use of phase locked loops; 4) ~ 10 μ s overall data transfer time for 16 bit data; 5) single master line control, all crate controllers are slaves; 6) versatility to handle all CAMAC operations; 7) minimum capability to handle asynchronous *L* signals; 8) response after every command (system handshake); 9) no parity, for simplicity of application in limited distance, known environments. These principles are summarized in Table 1.

This paper discusses only the crate controller itself, and does not deal with other elements of the SLC control system, or other devices that support this SCC.

2. TYPICAL APPLICATIONS

A photograph of the unit is shown in Fig. 1, and a diagram of the typical SLC application is shown in Fig. 2. The party line twisted pair in each "sector" is normally Belden 9730 terminated at both ends in its characteristic impedance of 100 Ω . The total length of this line is about 500 feet but the maximum distance useable signals actually travel is one-half of that (250 feet). All bi-directional data transfers run 5 megabits/s and utilize this single twisted pair. Another pair is used for prompt *L* response, although *L* signals can be polled within the normal data handling structure as well.

Although some errors do occur in the overall SLC control system, the origin is as yet unknown, and measured error rates are not available. Overall error performance is well within the tolerable range. In another application at SLAC, the SCC is used in an experimental beam line magnet control system, with




Figure 1. Photograph of the Unit.

TYPICAL APPLICATION AT SLC




Figure 2. Typical Application at SLC.

3. LINE PROTOCOL

As in any serial system, the key to understanding lies in the logical system structure, or line protocol, shown in Fig. 3. Note in particular that each message is preceded by a unique double width sync pulse which initializes all units and assures that they interpret the 3 line control bits properly on every transaction, avoiding troublesome sync search procedures. An interesting feature of this simple line control protocol is the capability of single address block transfers for read, write, and control, achieving an increased transfer rate due to the lower overhead.

Another method to increase throughput is to optimize 16-bit read and write transfers, which are quite common in the SLC control system, thus saving the line overhead of 8 unused bits. At 5 megabits/s the transaction time is about 10 μ s for a 16-bit transfer.

On every response *Q*, *X* and *L* status are returned to the driver, thereby giving a polled *L* capability. A second twisted

* Work supported by the Department of Energy, contract DE-AC03-76SF00515.

DISTRIBUTION OF THIS DOCUMENT IS UNLIMITED

pair, if desired, is used for a prompt L response where necessary. Once the crate is identified, all 23 L's in the affected crate are read by a single special command. (See the next Section).

A response after every command (except write) gives continuous confirmation of system operation.

SLC SERIAL CRATE CONTROLLER - BLOCK DIAGRAM




Figure 3. Line Protocol

4. SPECIAL COMMANDS

A set of special commands perform operations directed to the addressed SCC. These are shown in Table 2 and are designed to be compatible with the type A and L-1 crate controllers for uniformity.

5. DESCRIPTION OF THE SCC

Design of the SCC to implement this protocol is quite straightforward. A block diagram is shown in Fig. 4. The essential data handling elements are shift registers which convert from serial to parallel and vice versa. During reception the clock is derived from the data stream, during transmission the internal 10 MHz crystal clock is used. All special commands are decoded in an 82S100 FPLA for versatility. The key elements in the control sections are two 82S105 FPLs which direct actions depending on the bit count state contained in a common 64 bit counter. This same philosophy is employed to generate the

CAMAC cycle using the Receive FPLs, instead of using discrete logic.

SERIAL LINE PROTOCOL

The protocol is defined by a special sync bit, followed by 3 line control bits, the command or data message, and completed by a terminator

SYNC | A | B | C | Message | T

A = Direction
B = Type
C = Word Length

Commands (from Driver to SCC):

CAMAC Command:

A	B	C	Crate	Function	Module	SubAddress
0	0	1	1	2	4	8
1	1	0	1	3	4	8
1	1	1	1	2	4	8
1	1	1	1	3	4	8

Write Data - 16 bits or 24 bits:

A	B	C	Write Data	Dir	24 Bits
0	1	0	16 Bits	W	0 Bits
0	1	1	24 Bits	W	0 Bits

Short Command for Read Back Transfer, or Register Control

A B C

0	1	1
---	---	---

Responses (from SCC to Driver):

Msg Data - 8 bits or 24 bits:

A	B	C	D	L	Read Data	Dir	24 bits
1	0	1	1	1	8 Bits	R	0 Bits
1	0	1	1	1	24 Bits	R	0 Bits

L = "n" of L lines in addressed crate, gated by L enable

Read L Lines: 24 bit mode:

A	B	C	D	L	Read L Line
1	0	1	1	1	24 Bits
1	0	1	1	1	24 Bits

D Reads state of L Enable F-F

Short Response for Write Back Transfer Control

A	B	C	D	L
1	0	1	1	1

Figure 4. Serial Crate Controller-Block Diagram.

6. LINE SIGNALS

Differential line signals are used. A typical encoded data stream is illustrated in Fig. 5. Note that a transition occurs at each 200 ns bit boundary for clock recovery in the decoder. A transition in the center denotes a "one". This type of encoding is efficient in terms of line bandwidth for a self-clocked system. The sync pulse, not shown, is a double width 400 ns positive pulse preceding the message.

At the end of the line, signals are distorted by line dispersion, and a "jitter" is introduced at the zero, or slicing level, where an ideal receiver circuit switches. This jitter is primarily what limits line length.

Some manufacturers specify line related jitter. For example, a cable such as Belden 9730 has a typical length versus bit rate for a given percentage jitter, usually 5% as shown in Fig. 5. The system described in this paper tolerates considerably more than 5%.

POLAR BIPHASE-M (Sometimes Called Diphas)




Figure 5. Line Signals.

7. ENCODER/DECODER

The encoder (transmitter) and decoder (receiver) circuits are shown in Fig. 6. The *J-K* flip-flop assures a transition at each bit boundary as well as a transition at the center for a "one". Sync and termination generation are not shown.

The decoder is one-shot based, and derives clock pulses and sync from the data as well as NRZ data. A considerable amount of line distortion can be tolerated by this circuit.

8. ADDITIONAL SYSTEM COMPONENTS

Other devices and programs at SLAC are important to this development. They include the MBCD, Multibus CAMAC Drive—designed by M. Browne; the SBD, Serial Branch Driver, designed by L. Paffrath, a CAMAC based driver; test equipment designed by W. Montalvo, and a new synchronous repeater, designed by I. Smith.

ACKNOWLEDGEMENTS

The author wishes to acknowledge the support of the *I* and *C* group at SLAC, under R. Melen, and the contributions of M. Browne, S. Mackenzie and L. Paffrath. H. Wals first suggested the use of the FPLS to implement the control logic of this SCC.




Figure 6. Encoder/Decoder Circuits.

Table 1. Design Principles

- 16 Crates on Bus
- TTL Differential Line Signals (RS-422A)
- Commercial Twisted Pair Cable, 500 ft. (min)
- 5 Megabits/s, 10 μ s Transactions
- Bi-Phase Modulation
- Self-Clocking
- Unique Leading Sync
- Block Transfer Capability, Single Address
- *Z* Signal Readout
- Transparent, No Processing
- No Parity Check

