

SANDY6-01630 Unlimited Release Printed April 1978

# MASILA

LATCU-UP IN CHOS INTEGRATED CIRCULES

D. B. Estreich Sandia Laboratories Division 2113 Albuquerque, NM 87185 (505) 264-4364

R. W. Dutton Stanford University AEL Euilding Stanford, CA 94305 (415) 497-4138

This repost was prepared as in account of work sponsored by the Unserd States Government. Neither the Unserd States for the United States were the United States Populment of Energy, not say of their employers, not say of their construction, other employers, not any anisative, experts or implied, or assumed the United States of their construction, the United States of the United States

#### Abstract

An analysis is presented of latch-up in CMOS integrated circuits. A latch-up prediction algorithm has been developed and used to evaluate methods to control latch-up. Experimental verification of the algorithm is demonstrated.

B

BIN TO THE PROPERTY OF THE PRO

## D. B. Forreich and R. W. Dutton

Junction isolated Complementary MOS (CMOS) integrated circuits often exhibit latch-up effects in either an ionizing radiation environment or terminal overvoltage stress condition. The latch-up state has been shown to arise from regenerative ewitching, identical to the turn-on mechanism in four-layer pupu diodes. 1,2 In a typical bulk silicon CMOS integrated circuit numerous pupu paths exist; it is important to be able to analyze the latch-up susceptibility of such pupu paths in order to characterize and implement corrective design or process changes as needed to control latch-up.

A study has been made of the dominant physical mechanisms and electrical properties required for a CMOS pnpn path to sustain latch-up. From the results of this study an algorithm has been developed which gives a formal procedure to predict if conditions allowing latch-up can be achieved along a given pnpn path. The salient features of this algorithm are summarized:

- (1) Identify potential pupu latch-up path,
- (2) compute p-well resistance and substrate spreading resistance along pupp path,
- (3) identify minority carrier injecting regions within the pnpn path,
- (4) compute parasitic npn transistor current gain,
- (5) compute parasitic lateral pnp transistor current gain (include field-aided gain enhancement if present).

Enter-up in City integrated circuit. -- 2 Enter tele and Putton

- (6) compare holding current of the pupa jath necessary to give current gain product required to sustain latch-up, and
- (7) lest to see if computed current gain product requirement exceeds the gain product iron the holding current regularement.

The algorithm requires only the papa path geometry, the p-well sheet resistance, and substrate resistivity for input data.

New results have been obtained relating the lateral pap transistor's field-aided current gain enhancement to the initiation of CMOS latch-up. A theory has been developed to describe the field-enhanced current gain and experimental data has confirmed the importance of such gain enhancement in latch-up. For this reason, the inclusion of the field-aiding mechanism is often essential in latch-up threshold prediction and can impose special restrictions on the testing of CMOS integrated circuits for latch-up screening.

Methods to prevent and control latch-up have been studied. Using the latch-up prediction algorithm, it is possible to analyze the effectiveness and establish the minimum requirements for latch-up control techniques. The most common methods discussed to date for latch-up prevention include:

- The establishment of layout rules (minimum spacings) to reduce the parasitic transistor current gains,
- (2) minority carrier lifetime reduction, 3 and
- (3) the use of p-type buried layers under the p-well and epitaxial substrates.

### Establish in COOL integrated circults -- 3 Terreigh and Dutron

Special test structures have been used to study latch-up prevention techniques and can be used to monitor latch-up susceptibility on a thos process development line.

### REFERENCES

<sup>1</sup>B. L. Gregory, and B. D. Shafer, "Latch-Up in CMOS Integrated Circuits," IETE Trans. Nuclear Science, MS-20, 293-299, December 1973.

<sup>&</sup>lt;sup>2</sup>C. E. Barnes, <u>ct al.</u>, "Latch-Up Prevention in CMOS," Sandia Laboratories Report, SAND 76-0048, Albuquerque, New Mexico, March 1976.

<sup>3</sup>W. R. Dawes, Jr., and G. F. Derbenwick, "Prevention of CMOS Latch-Up Ry Gold Doping, "IEEE Trans. Nuclear Science, MS-23, 2027-2030, December 1976.