\bigcap $.84950$

 $7 - 13073$ CONF-841007--23

 $27.79993.2$ October 1984 **a)**

VERSATILE GAMAC POWER SUPPLY CONTROLLER-MONITOR WITH BUILT-IN RAMPING AN D RIPPLE MONITOR'

H. Kang and D. Eordick Stanford Linear Accelerator Center Stanford University Stanford, **California 94305**

SLAC-PUB—346 4

DEBS 00268 6

Abstract

An integrated power supply controller-monitor has been designed and is in use to control "large" power supplies for SLC DC magnets. This single**width CAMAC module contains a 14-bit DAS, a 14-bit ADC, and several channels of optically coupled digital status and control signals. Additional features Include built-in selectable ramping rates, self-test capabilities, and a ripple monitor circuit to measure AC ripple in the power supply current.**

Introduction

For control and monitoring of large current regulated power supplies for SLC magnets, the following philosophy was adopted: the current set point would be transmitted from CAMAC to the power supply as so analog voltage in the range 0 to +10 V, and the actual current would be monitored with a transductor which delivers a DC signal in the range 0 to +10 **V to CAMAC, proportional to the DC current. Digital control of power supply 'oa-off* would be provided by optically coupled signali from the module, and itatua of relevant signals (such as interlocks) would likewise be monitored by the CAMAC module.**

AD integrated function CAMAC module (PSC, Power Supply Controller) was designed based upon these ground roles unifying current control, current monitoring, digital control and statna in a single "standard* module. (See Fig. I, PSC photogrrph.) This module is connected to each large power supply via an interface chassis, thereby permitting eurtomiting to the particular supply characteristics, and in addition eliminating any high voltages from the CAMAC crate for safety.

Pig. 1. PSC Photograph

CATY LINK en Tin **SERIAL CAMAC LINK** TWISTED **PAIRS SERIAL CAMAC** es. S
E CRATE **CRATE** CONTROLLER **S S S r** (SCC) **«« « c** CURRENT MEASURING
SHUNT OR TRANSDUCTOR A C ï 9045 MASTA MAGNETS IN SERIES RAEN 1

Application Block Diagram

A block diagram of tbe position of this module ID the SLC control system application is shown in Fig. 2. As a result of the general architecture of this system, it was decided to include power supply 'ramping* at the module level to simplify software, reliably standardise magnets, limit current overshoot, and most importantly, reduce traffic on the serial links.

Note that in this system the computer(s) can be used to **close the current control loop, at least for slow drifts of current. In other words the** *long* **term itability is determined primarily by the stability of the transductor and ADC, and not the power supply itself.**

Overall Description of the Module

A simplified block diagram of the unit is shown In Fig. 3.

The key elements are tbe 14-bit DAC for the analog output, and the 14-bit integrating ADC for measuring the DC voltage from the transductor, The latter ia preceded by a differential amplifier for true differential voltage measurements.

Normally the DAC is driven from a counter witb program selectable ramp rates in the range 0.5 s to 134 s full scale. The ADC **is of the slow (1/30 s) integrating type to reject ripple, and a reg**ister is provided so that the current can be read asychrotously **from CAMAC. A common crystal clock supplies pulses for the ramping circuits and the ADC.**

Solid state multiplexers are included to permit connection of the DAC to the ADC internally for self-test and calibration. For more rapid self-test, ramping may be eliminated.

A ripple-monitor circuit converts the AC ripple to i»C, and is AC coupled to the input current monitor. Using the same solid state switching, the output of this circuit can be read by the ADC to measure magnet current ripple. All of these operations are under direct CAMAC control for versatility and simplicity of the unit. intervention of the condition IS IMMENTED Q_{\pm}

Presented at a Poster Session of the Nuclear Science Symposium, Orlando, Florida, October 31 · November 2, 1984.

į

- £ SB A eport
1850.D 15 π2
ખ.ડ

Pi

^{&#}x27; Work supported by the Department of Energy, contract DE-AC03-76SF00515.

Fig. 3. Simplified Block Diagram

For control of the power supply, six optically isolated digital outputs are provided, two pulsed and four latched. Likewise for monitoring of supply/magnet status, eight optically isolated digital inputs are provided.

Linear Pront End Switching and Ripple Circuit.

A simplified block diagram of the front end of the module is shown in Fig. 4. The analog input is fed into the 14-bit integrating ADC through a differential instrumentation amplifier (BB3630) of ultra high temperature stability with gain one, and an analog solid-state switch of SPST (PMI SW-01BQ). The input impedance to the differential amplifier circuit has been chosen at 10 M Ω . Input voltage protection for over \pm 15 V inputs is provided.

The output of the differential amplifier is also coupled into the Ripple Detection circuit which converts analog input signals in the range 10 Hz to 1 kHz into DC by a full-wave precision rectifier circuit which converts average ripple in the range of 10 mV to 100 mV peak-to-peak with 10% accuracy.

A single-ended DC analog output (0 to +10 V) is transmitted from the 14-bit DAC to the power supply through three SPST analog switches. These switches are connected together in parallel to maintain leta than 30 ft on-resistance of the multiplexer. In the special case of self-test mode in which the DAC output is connected to the ADC input for aelf calibration, the DAC output is disconnected and the front panel analog output is analoggrounded in the PSC with another solidstate switch.

Module Electrical Specifications

Summary specifications are shown in Table 1. Linearity and temperature stability tolerances for the analog output and input are quite tight.

Tuble 1. Specifications

Analog Output

14-bit DAC 0 to $+10$ V range ± 0.003% integral linearity Stability \pm 5 PPM/^{\circ}C

Analog Input

14-bit !ategrating ADC Differential Input 0 to $+10V$ range \pm .005% integral linearity Stability \pm 5 PPM/°C

- Digital Output (Control) Six bits: two pulsed, four latched Optically coupled
- Digital Input (Status) **Eight** bits

Optically coupled

- Ramping Rates (Full Scale) .532 s to 136.3 s (seven settings)
- **Ripple Measurement**

10 Hz to 1 kHz range 10 mV to 100 mV peak-to-peak \pm 10% accuracy

Component Descriptions

Interail ICL7104-14 with iCLov68 with 14-bit resolution forms a precise Auto-Zero and true dual stope integration ADC. The conversion timing with 150 kHs internal clock frequency takes 0.15 s maximum in three phases: Phase 1 (auto-sero, 33 ma), Phase 2 (integration, 33 ms) and Phase 3 (deintegration, 66 ms).

Key components are summarised in Table 2.

٠

• DAC — Hybrid Systems DAC 9377-16-4 14 bite, 10 V full scale

ŧ \mathbf{r}

- **ADC Intersil 1CL7104 14, 1CL8068 14 bita, 10 V full wale Integrating, 33.33 ms .IS s conversion time**
- **Optical Couplers Motorola MOC119, HF HCPL-2731**

For the ADC the half-point voltage reference $(+5 V)$ of PSR **is achieved by a +S V Precision Voltage Reference (FMI BEF-OZAI). It has 3** *PPU/'C* **typical temperature stability and provides an ultrastabte output.**

The DAC (Hybrid Systems DAC 9377-16-4) used ic the PSC is a 16-bit version, used in i4-bit application with offset and gain adjustments of less than *± 1%* **around the nominal value. Both the ADC and DAC are monotosic.**

The six bits of the digital control voltage outputs are transmitted to the power supply through optoisolatorn (Motorola M0C110] of excellent frequency response (30 kHi typical) and isolation resistance of 10" fl. The devices are used for the case $I = 30$ mA at $V = I$ V.

The digital status inputs (eight bits) from the power supply are coupled to the PSC through opto-couplen (HP HCPL-2731) of low input current (0.5 mA) and low output saturation voltage (1 V typical).

Digital Control and Status

Typical assignments for tbe costrol and status bits are shown in Table 3 for tbe SLC application. All interlocks are independent of the PSC module, which it used to monitor summary interlock status. The power supply can of course be conirolled locally as well as via the computer. Bit 6 indicates lo-al control to **the computer. The power supply •off* function 's inherent in removing ENABLE (Bit 3).**

Table 3. Typical Example of Control and Status Bit Amignments

	Control Bits (6)		Monitor Bits (8)
1.	DC ON	(Pubed)	Power Supply Interlocks
2.			Magnet Interlocin
з.	Enable	(Latched)	System Ready
4.	Polarity Set	(Latched)	DC ON
5.			Polarity
6.			Local/Remote
7.			
8.			This rep Governa

The operation of the PSC is condensed in Table 4. **F(16)A(0) loads the aet point register and initiates ramping at tbe rate** previously set by $F(17)A(0)$. $F(17)A(1)$ gives direct control **over the analog multiplexer to select one of several ADC modes: 1) Normal, 2) DAC Monitor, 3) Self-Test, 4) Ripple Monitor. This operation is of course normally followed by F(0)A(l), Read ADC, after a short delay to allow for the ADC to cycle (about .15 a).**

Speejaj] Provisions

At the request of power supply and software engineers, sev**eral interlocking features were built-in to the module to prevent damage to power supplies/magnets. For example it is not permissible to set a ramping time of jero (no ramping) except when tbe unit is in Self-Test mode. In this mode the analog output** to the power supply is zero, and the supply cannot be damaged **by excessive ramp rates.**

Acknowledgments

The authors wish to acknowledge the important contribu t ' o n o o (R - Melen and M. Breidesbach, who conceived and supported the development of the PSC, M. Berndt who emphasised the importance of *ramping,* and E. Cisnera who designed the ripple monitor circuit.

DISCLAIMER

port was prepared as an account of work sponsored by an agency of the United States Ineat. Neither the United States Government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, comple, ness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Roference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the **Uniial Stales Government or any agency thereof.**

•i:.'jri.; *•'& t>*