DE85 004678

CONF-841007-- 43

PORTIONS OF THIS REPORT ARE HALF Swiithing been read to account of the day M FOR PER LEBLOSHER LEGALIST

W. B. Pierce Stanford Linear Accelerator Center Stanford University Stanford, California 94305

This module will accept differential BCL pulses from the auxiliary rear panel or NEM level pulses from the front panel. The pulses are produced at the output with a fixed delay that is software programmable in steps of 0.1 ns over the range of 0.1 to 10.5 ns. Multiple outputs are available at the front panel. Minimum delay through the module is 9 ns.

Introduction

One of the most critical timing specifications for the SLC machine occurs at the injector and ejector magnets for the Damping Ring. It has been determined that the trigger pulses to the magnets must be controlled to 0.1 ns. The primary source for all trigger pulses for the SLC machine is the Programmable Delay Unit (PDU). The PDU generates a 67.2 ns wide pulse with delay increments of 8.7 ns. The gap between the required accuracy and that available from the PDU requires the design of a new module that is called the Vernier Delay Unit (VDU). This module accepts the 67.2 ns pulse from the PDU and is capable of increasing the delay in steps of 0.1 as from 0 to 10.7 as plus the minimum 9 ns delay.

The module has two totally independent channels. The pulse input to the module is software selectable from either the auxillary backplane or a front panel Lemo connector. The auxiliary backplane pulses are to be the 67 ns differential ECL pulses from the PDU. The front panel input is to be a NIM level (-0.7 V 50 Ω termination).

With the exception of the Pos 5 V signal, all output pulse widths will track the input pulse widths. The following outputs are available on the front panel:

- 1. Differential ECL
- 2. NIM level
- 3. Pos 5 V, 500 na wide pulse

The delays for the two channels are independently software programmable over the range of 0 to 10.7 ns. The delay is achieved by utilizing the PECLDL Programmable Delay Lines that are available from Engineered Components Company of San Luis Obispo, California. Two units were used per channel: the PECLDL 2.8-0.1 and the PECLDL 2.8-0.6.

These delay lines are connected in series, and both are 4 bit programmable. The 2.8-0.6 model produces stepped delays in increments of 0.6 as from 0 to 9.0 as. The model 2.8-0.1 has increments of 0.1 ns and is programmable from 0 to 1.5 ns. Each unit presents a minimum of 2.8 ns delay. Added to this 5.6 ns delay is the VDU internal delay of approximately 3 ns, giving a minimum delay of approximately 9 ns. For all of the testing and calibration, this fixed delay is measured by programming 0 delay to the module and measuring the delay between input and output pulse. All subsequent delay measurements made during calibration and testing were corrected to present incremental delays that do not include this fixed value.

The two programmable delays in series [0.6 ns and 0.1 ns] will have the condition that some delays which are to be requested could be requested by several different programs. For example: If we wish to request a delay of 1.5 ns, there are three possible choices:

	0.6 Program	0.1 Program	Total Delay		
1.	2 = 1.2	3 = 0.3	=	1.5 ns	
2.	1 = 0.6	9 = 0.9	=	1.5 ns	
3.	0 = 0	15 = 1.5	=	1.5 no	

	ren sekatu. L
- Anitt	ware will's bride drifts Diff! Grafe Braid draw
	un a. 4-434 6-965 2-906 2-873 2-1/7 4-750 1-2-4
42352	well & sale 6.71e 6.81: 8.819 1.42e 1.12' 1.11.
. bits	1,250 1,000 1,000 1,000 1,000 1,787 1,680 1,000
	1.60° 1.10° 1 1.112 1.123 1.139 1 0.3 1.3
0.00	1.60 1.602 1.06a 2.403 1.4a3 2.4a3 2.4b, 2.4a0
to being	1-mod 1.//m 1.6m0 1.fe" 2:8m/ 2:14" 2:202 2:4m3
a titul	5.346 2.012 1.330 1.001 2.431 2.436 2.833 3.440
461-	2.47 2.48 2.24 2.417 2.191 2.661 2.654 3.664
7 45448	Joses 3.217 3.311 3.312 3.422 3.543 4.98" 3.415
Ba 4-854	2-Pai 3-Dail 3-bai 3-20/ 3-20/ 3-400 3-340 3-24.
as alter	A-642 3-737 3-56: 3-646 6-633 6-684 6-261 6-241
In dittal	1.384 1.472 J.627 1.918 4.6LF 4.1L3 4.232 4.1LF
100 030ab	4-352 4-444 4-545 4-583 4-652 4-736 4-673 4-674
L. Dit.D	4,494 4,475 6,277 4,673 4,784 4,899 8,974 bibra
Atded OL	3-100 5-205 5-361 3-396 8-418 \$-631 8-480 Repff
duide III.	3-874 3-100 3-757 3-374 5-408 5-301 5-667 8-667
A.S. DO 038	5-745 5-840 5-978 4-675 0-178 4-234 4-133 4-440
ine \$3000	5-687 5:805 5-927 6:803 6- 12 6:224 6:322 6:446
13.2 84446	8.461 6.577 6.651 4.735 6., " a.Fin 7.616 722
تحدث	0.32' 0.445 0.010 0.037 6.713 4.800 0.6u. /.417
2 may \$0.000	7.662 7.127 7.244 7.344 7.442 7.446 3.444 7.110
1.0 15315	a.B7: 7.516 7.13: 7.224 7.314 7.424 7.314 Just
:B- 46488	7:029 7:701 7:821 7:929 8:011 B:124 B:205 8:293
172 120.C	7,434 7,912 7,441 7,730 7,816 7,122 8,833 8,344
300 45454	8.197 E.391 8.281 E.490 4.542 E.413 E.731 8.665
200 451-4	6.0CD B 118 6.724 8.317 8.40, 5.519 8.607 8.660
21a #311A	8.727 8.M1 8.810 8.020 5.4. * P FED 9.312 9.041
il. sihi	8-627 6-716 8-784 8-287 8-499 8-28 9-227 9-212
"JE phái B	7.373 5.473 9.549 9.447 9.325 5.665 9.892 9.9°3
212 003-5	P.176 9.272 7.304 9.467 7.548 9.445 7.763 9.814
-45 634-1	F.S'7 9.577 16.698 18.200 18.277 18.344 18.444 17.33.

"	24.	3+*	1.6		••	17.	3
			iu	٤.	ĸ.		٠

mQrs.	-	es de	-	100		City .						
	منته	DAFA	+44	R, T	N.T	DOTA						
	Dice	48000	0.000	0.004	-0-091	800	34 991EA	e907a	B.AA.	E. 104	. 36	-308
- 4	tildde E	4500t	0.026	0.020	4.117	31008	20 00120	995/9				
21	101.F				b.197		15140 44	1, 100				
	341 Q				0.281		34 80127			5.eta		
	101+2				0.370		b/ #3144	9007				
	4.16				4.44		54 401EN	98071				
	101.0				4.00\$		BP 001Es	2000				
	101-0				4.47		60 601E1	PROBA				
	141.7				4.64		e. 651£2	1204				
	4114	****	2.063	4.941	9.446	444	42 46423					
14 6	MP:				1.004		22100 44	14.70	4.022		4.111	****
1. 1	KI-	9000	0.2	1.071	1.44	1001 3	pe 951)e					
13 1	1-1	MOZ.	4.53	1.100	1-173	494Ca	eu setala.			8-463		
	Harri.				1.244		m +111-	pacte	9-923			POGES.
	Mir.				1-489		er Hilb	+626+	0.413	4.713	o. 135	Adv.b
	161-9				1-284		ed 141et	23377				
	MIL.				1.585		46,34	950me				
	-				140		-4 46466	4.30				
	444				1.745		49 06163	time				
	MILL				1.413		4, 4414	4114				
	-				1.073		/3 451ms	06564				
					2.684		.4100	eaut:				
	10110				2-170		2.4 03.54	94Qba				
	3,17	80438	C.011		2.219	43004		6649.				
	Bles	40010	0.002		2,450	4000	// efte.	1000	0.010	2.710	7.713	43083
	Olea				2.353		77 1000	100:1				
	414				2.472		So eals					** 404.
	04.3				2.147		di POIM	90-18-				
.9 (41.2				2-88V		42 15,41	920.5				
	10141	****	D.066	1.0.0	2.054	930u9	83 18142		E .O. *	4. 71	1.274	
	10349				2.664		8- 20140	06VI+	ė. ue:	6.465	6.40,	63274
	ميدوا	***	8.965	4-247	3.147	14034	£. 16144	93522				
	3114				1.240		Se COIAT	fiv.				
	3226				3.47 a		ê, igraî	65-5.	ţ.J.*	P-440	6.16*	PP
	911C				3.443		9\$ Total	****	;.u.,	6 425	a. »,	تزبيه
	21-4				3.574		\$7 42.4g	*****				
	4114				1.173		ic estar	89-6+				
	0157				1.794		ti Delat	PO;				
	0148				1,750		44 43484	136.08				
	01[/ 61_6				402	71 85 to		100:1				
	3143				1.117		14 03144	160.0				
	316				. 161		42 63777	1204				
	5163				. 20)		9/ 99141	IPUL				
	:416				1.44)		for ohis	CAVE!				
	GILL				4.587		P. 10.42	40014				
	41.4				4,438		100 00101	Birat P				
					4.763		101 02144					• •
47 8	Ø 15h				e.#I4		10. 0+17-					
30 0	olin				4,774		104 04148	60 er .			1	
36 B	d ICC				1.071		ade udbe:	100			11	4 8-4
3. 0	طنوه	804/P					an editle					

Fig. 1. PROM Programming

Work supported by the Department of Energy, contract DE-AC03-76SF00515.

In theory any of these programs should produce the requested delay. In practice we are looking for the best fit to the ideal requested value. In the example, that value would be 1.500 ns. Another requirement is that the value of the increased. To obtain the addresses for a best fit, a computer program was written that cycles through all possible delay address combinations, mea area and records the delay, and address, and stores these values in RAM. The computer then looks for the best fit to the ideal curve. When it finds this best fit, it prints out the ideal value, address of the closest available delay, and does a second measurement of the delay and prints this value.

At the completion of this program, the printout will contain the delay addresses that will produce the most linear monotonically increasing delay. These delay addresses are stored in a PROM that is addressed by the software requested delay. The PROM is acting as a program director, insuring best fit of the requested delay.

The computer printout is shown in Fig. 1 for the programming of a specific PROM. Each of the units will have a unique PROM program. The upper portion of the printout lists the delay at each address. The ! wer portion shows how to program the PROM to get the best at available.

The result of a final set of the module is shown in Fig. 2. The PROM has been programmed and the module is functional and ready for delivery. 12. 3 is a system diagram, Fig. 4 is a VDU-1 channel block diagram and Fig. 5 is a schematic of the module.



Fig. 2. Final Test Printout




Fig. 3. System Diagram




Fig. 4. VDU-1 Channel Block Diagram

The following discussion refers to Fig. 5 [Schematic Drawing DS-135-756-01-R2], and is an effort to describe the circuit function of the chips utilized. U14, U17 are ECL line receivers that present proper terminations to the driving circuits. U16 and U15 are ECL gates that ultimately determine which condition is selected, i.e., rear panel, front panel or channel disabled. U11 and U12 are the programmable TTL registers that dictate which condition the gates will be in. (Again: front/rear panel select or disable) U16, 19, 20, 21 are the ECL programmable delays. U19, 21 are programmable delays of 15 steps of 0.1 ms per step. U18, 20 are programmable in 15 steps of 0.6 ms per step.)

U22, 24 are ECL line drivers that condition the output signal to the desired levels. U23 and U25 are ECL monostables that generate the fixed 500 m output pulse width and Q4, Q5 and Q6, Q7 are discrete transistors that generate the +5 V amplitude of this 500 ms pulse. U1, U2 are latches that hold the requested delay that is on the CAMAC write lines. U7, U8 are PROMS that are programmed to get the optimum incremental delay response. U3, U4, U5 are TTL circuits used to read back the information as to what delay has been programmed into the circuit. U3 and U4 act as a multiplexer selecting between Ch1 and 0. U5 is the CAMAC READ line ariver. U13 is the "n" light driver.

DISCLAIMER

This report was prepared as an account of work spousored by an agency of the United States Government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to may specific commercial product, process, or service by trade mane, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.




Fig. 5. Module Schematic

. .

The VDU module is a single width CAMAC module. Figure 6 is a photo of the module.




Fig. 6. VDU Module

The CAMAC commands utilized for this module are as follows:

CAMAC CODES

- Power On, F9.AX.82, 2.82 will disable all outputs and clear all channels.
- FO AO/A1: Read the contents of the delay register. Q=1
 implies that the auxiliary backplane is selected AND
 channel (0/1) is enabled.
- F1 AD/A1: Read the contents of the delay register. Q=1 implies that the front panel is selected AND channel (0-1) is enabled.
- F10 A0/A1 : Disable channel (0/1).
- F16 AO/A1: WRITE W1-W7 into channel 0 or 1, in straight binary. This command also selects the auxiliary backplane, and enables the output.
- F17 AO/A1: Same as F16 A(O/1) except that the inputs are selected from the front panel.
- F25 AO/A1: Enable channel (0/1). Enable rear yanel input.
- F26 A0/A1 : Enable channel (0/1). Enable front panel input.
- F27 A0/A1: Q=1 implies that channel (0/1) is enabled.