# Module Implementation and Modulation Strategy for Sensorless Balancing in Modular Multilevel Converters

Zhongxi Li, *Student Member, IEEE*, Ricardo Lizana, *Member, IEEE*, Sha Sha, Zhujun Yu, Angel V. Peterchev, *Senior Member, IEEE*, and Stefan M. Goetz, *Member, IEEE* 

Abstract—Modules with series and parallel connectivity add new features and operation modes to modular multilevel converters (MMCs). Compared to full- and half-bridges, the series/parallel modules allow sensorless module balancing and reduce conduction loss with the same semiconductor area. However, in high-voltage applications with limited switching rates, the sensorless operation of the series/parallel modules suffers from large charge-balancing currents. This paper introduces a series/parallel module variant with a small port inductor. The port inductor suppresses the charge-balancing current despite low switching rates. We also propose a carrier-based modulation framework and show the importance of the carrier assignment in terms of efficiency and balancing. The proposed module and the modulation method are verified on a lab setup with module switching rates down to 200 Hz. The module voltages are kept within a narrow band with the charge-balancing currents below 5% of the arm current. The experimental results show practicality and advantages of the new series/parallel modules in high-voltage MMC applications.

*Index Terms*—Modular multilevel converter; module topology; sensorless balancing; modulation.

#### I. INTRODUCTION

Modular multilevel converters (MMCs) have a unique position among voltage-source converter topologies for medium- and high-voltage applications due to their modularity, utilization of standard components, and excellent output quality [1]–[4]. During operation, however, it is crucial to keep the modules balanced.

The sort-plus-select method is commonly used for balancing [1], which requires a central controller to activate or deactivate the modules with outlier voltages. The scheduling procedure is usually executed near the switching rate to keep the capacitor voltages within a narrow band [5]. Thus, the complexity of the balancing algorithms and the communication bandwidth grow with the number of modules. The required high-bandwidth communication and galvanically isolated module monitoring increase the cost of MMCs [6], [7], especially for systems with many modules, e.g., in high-voltage direct current (HVDC)

Manuscript received March 25, 2018; revised October 16, 2018; accepted November 26, 2018. This work was supported by the National Science Foundation under grant No. 1608929, the North Carolina Biotechnology Center under grant No. 2016-CFG-8004, a seed grant from the Duke University Energy Initiative, and FONDECYT Iniciación 2016, Project No. 11160227.

Z. Li, S. M. Goetz, and A. V. Peterchev are with Duke University, Durham, NC 27710 USA (e-mail: stefan.goetz@duke.edu; zhongxi.li@duke.edu; angel. peterchev@duke.edu).

R. Lizana is with the Department of Environment and Energy, Universidad Catolica de la Santisima Concepcion, Concepcion, Chile (e-mail: ricardolizana@ucsc.cl).

S. Sha and Z. Jun are with Tsinghua University, Beijing, China (e-mail: ssha@caltech.edu; yu-zj14@mails.tsinghua.edu.cn).

systems [8] or where the modules spread geographically, such as many smart grid applications [9]–[11].

In order to reduce the communication and computation complexity of module balancing in MMCs, efforts have been devoted to reducing [12], [13] or completely eliminating [14]-[22] the voltage measurements. The methods of Picas et al. and D'Arco et al. only measure the arm output voltage and estimate the capacitor voltages by strategically activating certain modules [12], [13]. Despite the reduced number of measurements, these methods may demand high-bandwidth arm voltage measurement because of the high effective switching rate. Alternatively, some sensorless balancing methods are based on budgeting the in- and outflowing charge of the modules, which requires perfect knowledge of the load current [14], [18], [19], [22]. Other sensorless methods rotate the module switching states within a load cycle [16], [17], [21], [23]. Due to component manufacturing tolerances, jitter, and current measurement errors, these sensorless balancing methods cannot guarantee stable operation [6], [24].

The difficulty of sensorless balancing widely owes to the MMC's limited connectivity between full-bridge (FB) or halfbridge (HB) modules. These modules are connected via singleport terminals and only allow series and bypass states. As such, module voltage measurements are necessary to clear any accumulated offsets. Several topology modifications were recently proposed to simplify the module balancing. For instance, Ilves et al. proposed a module that can parallel two embedded capacitors [23]. This topology halves the balancing complexity and reduces the capacitor stress. However, the parallel interconnection is only available within small groups of capacitors, and many voltage sensors are still required. Alternatively, the series/parallel module proposed in reference [25] features two-port interconnections (Fig. 1), which can extend the parallel connection through an entire arm. The dynamic alternation between the series and parallel connections introduces features known from switchedcapacitor converters, which are common for sensorless energy transfer and balancing in low-voltage applications. In addition to the simplified balancing, the parallel connection distributes the arm current among the module storages and reduces the conduction loss therein. Since the parallel state does not practically change the output voltage of the arm, known modulation methods select it in lieu of the bypass states for the above benefits [26].



**Fig. 1**. Schematics of the proposed series/parallel modules. (a) MMC power stage. (b) Proposed modules. (c) Port inductor implementations.

Despite the advantages of the series/parallel modules, there are challenges to their practicality in high-voltage applications. First, at lower switching rates, the accumulated capacitor voltage differences are larger, which cause large equalization currents in the low-impedance charge-balancing loops. In fact, published studies of the series/parallel module concentrated on low- and medium-voltage applications where higher switching rates are possible, and where the high conduction loss in the module storages justifies the parallel interconnection [24], [25], [27]. For high-voltage applications with limited switching rates, a suitable series/parallel module variant is yet to be developed. Second, the canonical series/parallel module is designed for four-quadrant operations, which underutilizes the transistors when replacing the HB modules [28]-[31]. It is desired to have a two-quadrant module variant with fewer components but the same parallel connectivity. Finally, the series/parallel converter family needs an analytical framework for better understanding and optimizing the converter operations. The special parallel connection entails complex dynamics between the modules, which has not been fully exploited at a practical control level-available modulation strategies are either heuristic and potentially suboptimal [25], [26] or computationally expensive [32].

This paper presents two series/parallel module members and derives an equivalent circuit model to address the above problems. Each of the new modules uses the same semiconductor area, ratings, frequency range, and operation quadrants as their HB or FB equivalent. We add inductors to the module ports for suppressing the charge-balancing current. The port inductors have negligible magnetizing current and thus small footprint. The circuit model relates the chargebalancing currents and losses to the module switching rates and, particularly, reveals the importance of the carrier assignments. An optimal modulation scheme is further derived. In a downscaled MMC setup, the proposed series/parallel module achieves reliable, sensorless balancing with moderate module switching rates (200-500 Hz). Due to the port inductors and the optimal carrier assignment, the charge-balancing currents are below 5% of the arm current, and the capacitor conduction loss

is up to 50% lower than that of the conventional module equivalent.

## II. TOPOLOGY

#### A. Series/Parallel Module Implementation

Fig. 1 shows the double full-bridge  $(FB^2)$  and double halfbridge  $(HB^2)$  modules as well as their incorporation into the MMC macrotopology.

**Double Full-Bridge** ( $FB^2$ ). The FB<sup>2</sup> module allows fourquadrant operations as a functional equivalent of the FB module. Similar to the canonical series/parallel module [25], the FB<sup>2</sup>s can be paralleled via the two-terminal interconnections for sensorless balancing. Different from the canonical series/parallel module, the FB<sup>2</sup> additionally contains a port inductor to suppress the peak charge-balancing current that occurs between the adjacent modules upon parallelization. Fig. 1(c) shows several implementations of the port inductor. This paper focuses on the differential-mode configuration [Fig. 1(c4)] because it does not impede the arm current while suppressing the charge-balancing current. Ideally, the differential-mode inductance  $L_{\text{diff}}$  and the module capacitance C should satisfy  $L_{\text{diff}}C >> (2\pi f_{\text{sw}})^{-2}$ , where  $f_{\text{sw}}$  is the module switching frequency. Note that the requirement on Ldiff does not compromise the volume of the port inductor, because the port inductor is only magnetized by the charge-balancing current, which can be negligible. In the experiments, a setting of  $L_{diff} =$ 1.5 mH, C = 15 mF,  $f_{sw} = 200$  Hz together with the proposed modulation scheme suppresses the charge-balancing currents to less than 5% of the arm current. The leakage inductance of the port inductors can also offset the discrete filter inductors. In this paper, we keep the arm inductors intact. We also do not extend the parallel connection across arms-the two-terminal module ports at the dc bus and the arms' ac output terminal are shorted.

**Double Half-Bridge (HB<sup>2</sup>).** The HB<sup>2</sup> module allows twoquadrant operations as a functional equivalent of the HB module. The HB<sup>2</sup> is identical to the FB except that the former contains additional output terminals for parallel connectivity. The HB<sup>2</sup> is a topological reduction of the FB<sup>2</sup>, at the cost of two operating quadrants. Similar to the FB<sup>2</sup>, the HB<sup>2</sup>'s parallel connectivity ensures sensorless balancing and can benefit from the port inductor in the same way. The previous discussions of the port inductor apply equally. In Marquardt's MMC macrotopology, the HB<sup>2</sup> modules are connected equivalently to the FB<sup>2</sup> modules. For applications that do not intend parallel connection across different arms, the module terminals are shorted at the dc bus and the arms' ac output terminal.

## B. Switching States and Operation Principle

Fig. 2 introduces the elementary switching states of the  $FB^2$  and  $HB^2$  modules. Since the parallel states are jointly formed by the adjacent modules, we define the switching states per interconnection instead of per module as suggested before [24], [26]:

Series (+/-) connects two adjacent modules in positive or negative series, effectively increasing or decreasing the arm output voltage by one step;

## TPEL-Reg-2018-03-0609



Fig. 2. Basic switching states of (a1-2) FB<sup>2</sup> module strings and (b1-2) HB<sup>2</sup> modules strings.

- **Parallel** (+/-) connects two adjacent modules in parallel. This state does not modify the arm output voltage. Different variations of the parallel state (for  $FB^2$ ) use complementary transistors but offer the same functionality;
- **Bypass** (+/-) connects the positive or negative dc buses of adjacent modules. It does not modify the arm output voltage.

For an arm with N modules, the defined switching states cover all N - 1 interconnections but ignore the switches at the end of the arm. We combine these terminal switches into one virtual interconnection [26], which can be switched to either *Series*+/- to change the arm output voltage, or *Bypass*+/- (Fig. 2). Compared to the conventional FB/HB arms, the  $FB^2/HB^2$  arms' switching state identifiers are shifted by half a module but the relations to the arm output voltage are similar:

Series-

**Bypass** 

$$\begin{cases} v_{\text{out}} = n_{\text{out}} \cdot v_{\text{m}}, \\ n_{\text{out}} = n_{\text{Series+}} - n_{\text{Series-}}, \\ -N \le n_{\text{out}} \le N \text{ for FB}^2, \\ 0 \le n_{\text{out}} \le N \text{ for HB}^2, \end{cases}$$
(1)

where  $n_{\text{out}}$  is the arm output voltage level,  $n_{Series+/-}$  is the number of Series+/- states, and  $V_m$  is the voltage of the module capacitors which are assumed balanced.

The dead-time setting of the  $FB^2$  and  $HB^2$  modules is not more complex than that of the FB or HB modules. First, the defined switching states always avoid short circuits within or across the modules. Second, dynamic shoot-through due to

#### TPEL-Reg-2018-03-0609

mismatched control timings can be prevented by a proper deadtime. Finally, during the dead time, the residue magnetizing current in the port inductors can always find free-wheeling paths via anti-parallel diodes and charge an adjacent capacitor.

# III. ANALYSIS

# A. Module-Level Dynamics

Fig. 3 illustrates the circuit dynamics under various switching states. The bypass state is not considered since it can always be replaced by the parallel state with additional balancing and efficiency benefits [26]. The circuits and the equations in Fig. 3 apply equally to both the FB<sup>2</sup> and HB<sup>2</sup>, with proper adjustments on the transistors' on-state resistance (to reflect the number of transistors in series) and the polarity of the series states.

Averaged dynamics at the interconnections. Denote  $m_{k-1,k}$  as the duty cycle of the series state at the interconnection between the (k-1)th and *k*th modules (1 < k < N). On condition that  $L_{\text{diff}}C >> (2\pi f_{\text{sw}})^{-2}$ , the four cases in Fig. 3 can be averaged as [33]

$$\begin{cases} L_{\text{diff}} \frac{\mathrm{d}i_{k-1,k}}{\mathrm{d}t} = -4r_{\text{on}}i_{k-1,k} + (1 - |m_{k-1,k}|)(v_{k-1} - v_{k}), \\ L_{\text{diff}} \frac{\mathrm{d}i_{k,k+1}}{\mathrm{d}t} = -4r_{\text{on}}i_{k,k+1} + (1 - |m_{k,k+1}|)(v_{k} - v_{k+1}), \\ C \frac{\mathrm{d}v_{k}}{\mathrm{d}t} = \frac{i_{\text{arm}}}{2}(m_{k-1,k} + m_{k,k+1}) - (1 - |m_{k,k+1}|)i_{k,k+1} \\ + (1 - |m_{k-1,k}|)i_{k-1,k}, \end{cases}$$
(2)

where the variables are defined in Fig. 3. We ignore the influence of the capacitor equivalent series resistance (ESR)  $r_{cap}$  to simplify the current distribution. Defining

$$\begin{cases} L'_{k-1,k} \stackrel{\text{def}}{=} L_{\text{diff}} / (1 - |m_{k-1,k}|)^2, \\ r'_{k-1,k} \stackrel{\text{def}}{=} 4r_{\text{on}} / (1 - |m_{k-1,k}|)^2, \\ i'_{k-1,k} \stackrel{\text{def}}{=} \frac{1}{2} m_{k-1,k} i_{\text{arm}}, \\ \frac{\text{def}}{i_{k-1,k}} \stackrel{\text{def}}{=} (1 - |m_{k-1,k}|) i_{k-1,k}, \end{cases}$$
(3)

we rewrite Eq. (2) as

$$L'_{k-1,k} \frac{d\bar{i}_{k-1,k}}{dt} = -r'_{k-1,k} \bar{i}_{k-1,k} + (v_{k-1} - v_k),$$

$$L'_{k,k+1} \frac{d\bar{i}_{k,k+1}}{dt} = -r'_{k,k+1} \bar{i}_{k,k+1} + (v_k - v_{k+1}),$$

$$C \frac{dv_k}{dt} = i'_{k-1,k} + i'_{k,k+1} + \bar{i}_{k-1,k} - \bar{i}_{k,k+1}.$$
(4)

Averaged dynamics at the terminal modules. The switches located at the arm terminals are defined as a joint switching site, which allows the series and bypass states. Defining  $m_{N,1}$ ,  $d \cdot (1 - m_{N,1})$  and  $(1 - d) \cdot (1 - m_{N,1})$  as the duty cycles for *Series+/-*, *Bypass+* and *Bypass-*, respectively, we obtain

$$\begin{cases} C \frac{dv_1}{dt} = i'_1 + i'_{1,2} - \overline{i}_{1,2}, \\ C \frac{dv_N}{dt} = i'_N + i'_{N-1,N} + \overline{i}_{N-1,N}, \\ i'_1 = \frac{1}{2} m_{N,1} i_{arm} + \frac{1}{2} (2d-1) (1-m_{N,1}) i_{arm}, \\ i'_N = \frac{1}{2} m_{N,1} i_{arm} + \frac{1}{2} (1-2d) (1-m_{N,1}) i_{arm}. \end{cases}$$
(5)

The equivalent circuit in Fig. 4 summarizes Eq. (4) and (5). The equivalent circuit does not model the arm output voltage but describes the relations among the load current, modulation indices, capacitor discharging rates, and the charge-balancing currents.

#### B. Module Balancing

Sensorless balancing. In the equivalent circuit, the load is distributed and modeled as the controlled current sources  $i'_1$ ,  $i'_N$ , and  $i'_{k-1,k}$  (1 < k < N) in parallel to the capacitors. Unequal modulation indices cause unevenly shared load and thus mismatched capacitor discharging rates. However, the timeaveraged charge-balancing currents  $\overline{i_{k-1,k}}$  (1 < k < N) can spontaneously occur to restore balance; no sensor is required. To avoid unnecessary charge-balancing currents, we assign the same modulation index for all switching sites and equally alternate between *Bypass+* and *Bypass-* at the terminal switching site, i.e.,

$$d = \frac{1}{2}, m_{N,1} = m_{k-1,k} = n_{\text{out}} / N = m_{\text{ref}} (1 < k < N).$$
(6)

As such, the capacitors are loaded equally:  $i'_1 + i'_{1,2} = i'_{k-1,k} + i'_{k,k+1} = i'_{N-1,N} + i'_N = m_{ref}i_{arm}$ . The charge-balancing currents are only driven by component tolerances and parameter drifts and, therefore, can be small.

Active balancing. One can also assign different modulation indices to actively adjust the discharging currents. Define  $\overline{m}_k = (m_{k-1,k} + m_{k,k+1})/2$  (1 < k < N),  $\overline{m}_1 = (m_{N,1} + m_{1,2})/2$  and  $\overline{m}_N = (m_{N-1,N} + m_{N,1})/2$ , and the capacitor current control equation follows from Eq. (3)–(4):

$$\begin{cases} C \frac{dv_k}{dt} = \overline{m}_k i_{arm} + \overline{i}_{k-1,k} - \overline{i}_{k,k+1}, (1 < k < N), \\ C \frac{dv_1}{dt} = \overline{m}_1 i_{arm} - \overline{i}_{1,2}, C \frac{dv_N}{dt} = \overline{m}_N i_{arm} + \overline{i}_{N-1,1}. \end{cases}$$
(7)

The modulation indices can be solved from the desired list of  $\overline{m}_k$ 's in a closed form. This control mode is equivalent to the conventional closed-loop module balancing in HB or FB converters. The active balancing is not further discussed in this paper.

# C. Conduction Losses

**Transistors.** The transistors in the proposed modules share the arm current in all switching conditions (Fig. 3). The transistor currents are not strictly equal since they differ by the charge-balancing currents  $i_{k,k+1}$  ( $1 \le k \le N - 1$ ). However, the port inductors and a properly designed modulation strategy (Section IV) can suppress the charge-balancing currents to levels far below the arm current as is shown in the measurements (< 5%  $i_{arm}$ , see Fig. 9 and Fig. 10). As a result, the individual transistor currents are close to  $\frac{1}{2}i_{arm}$  and the conduction loss of a module is approximately



Fig. 3. Dynamics and current distribution in interconnections for different switching states. We focus on the *k*th capacitor and the two differential-mode chokes aside.



Fig. 4. Equivalent circuit of a series/parallel module string focusing on the charge-balancing currents. The circuit elements are defined in Eq.Error! Reference source not found.

$$P_{\text{transistors},k} = 4\left(\frac{1}{2}i_{\text{arm}}r_{\text{on}} + V_{\text{F}}\right)\frac{1}{2}i_{\text{arm}} \quad \text{(for FB}^2\text{)},$$

$$P_{\text{transistors},k} = 2\left(\frac{1}{2}i_{\text{arm}}r_{\text{on}} + V_{\text{F}}\right)\frac{1}{2}i_{\text{arm}} \quad \text{(for HB}^2\text{)}.$$
(8)

Eq. (8) uses the piece-wise linear loss prediction model for insulated-gate bipolar transistors (IGBTs) [34], [35], where  $V_F$  is the forward voltage drop during conduction. If the FB<sup>2</sup> and the HB<sup>2</sup> modules are implemented with the same total

TPEL-Reg-2018-03-0609

semiconductor area as their conventional counterparts, i.e.,  $r_{on}(FB^2/HB^2) = 2r_{on}(FB/HB)$  and  $V_F(FB^2/HB^2) = V_F(FB/HB)$  (assuming similar semiconductor technologies), their semiconductor conduction losses match those of the FB and HB modules, respectively.

*Capacitors.* The capacitor loss is averaged from the four switching cases in Fig. 3,

TABLE I								
Comparison of the modules								
	HB	$HB^2$	FB	$FB^2$				
Topology								
Modulation range	$0 \le m \le 1$		$-1 \le m \le 1$					
Self-balancing	No	Yes	No	Yes				
Switch count	2	4	4	8				
Switch current rating	i <sub>arm</sub>	$\approx \frac{1}{2}i_{\rm arm}$	i <sub>arm</sub>	$\approx \frac{1}{2}i_{ m arm}$				
Switch on-state resistance <sup>†</sup>	$1/2r_{\rm on}$	r <sub>on</sub>	$\frac{1}{2}r_{\rm on}$	r <sub>on</sub>				
Switch conduction loss	$\frac{1}{2i^2}arm r_{\rm on} + V_{\rm F}i_{\rm arm}$		$i^2_{\rm arm}r_{\rm on} + 2V_{\rm F}i_{\rm arm}$					
Capacitor conduction loss	$i^2_{\rm arm}r_{\rm cap}m$	$\frac{1}{2i^2}arm r_{cap}m \sim i^2 arm r_{cap}m$	$i^2_{\rm arm}r_{\rm cap}m$	$\frac{1}{2i^2}arm r_{cap}m \sim i^2 arm r_{cap}m$				
Port inductor magnetizing current	/	$<< i_{arm}$	/	$<< i_{arm}$				
Component voltage rating	Module capacitor voltage (including the port inductors)							

<sup>†</sup> matching the total semiconductor amount between the equivalent pairs, i.e., HB vs. HB<sup>2</sup> and FB vs. FB<sup>2</sup>.

$$P_{\text{capacitor},k} = i_{\text{arm}}^2 r_{\text{cap}} \left( \frac{m_{\text{ref}}}{2} + \frac{t_{\text{case1}}}{2T_{\text{sw}}} \right), \tag{9}$$

where  $t_{case1}$  is the dwell time of Case 1 (Fig. 3) during a moduleswitching period  $T_{sw}$ . Variable  $t_{case1}$  contributes to the loss because in Case 1 the capacitor is conducting the entire arm current instead of sharing it with the adjacent modules. In the control, minimizing the capacitor loss amounts to avoiding concurred series states, or interleaving the switching patterns, of the adjacent interconnections. Depending on the modulation index, we have  $0 \le t_{case1} \le m_{ref} T_{sw}$  and thus,

$$\frac{1}{2}i_{\rm arm}^2 r_{\rm cap} m_{\rm ref} \le P_{\rm capacitor,k} \le i_{\rm arm}^2 r_{\rm cap} m_{\rm ref} .$$
(10)

The upper limit  $i_{arm}^2 r_{cap} m_{ref}$  is exactly the capacitor loss of the FB or HB modules at the same modulation index. With an appropriate modulation strategy, the lower limit (i.e., 50% loss reduction) can be achieved [Fig. 9(b)]. TABLE I summarizes the key features of the mentioned modules.

#### IV. MODULATION DESIGN

## A. Phase-Shifted Carrier Modulation

Both the FB<sup>2</sup> and HB<sup>2</sup> have the following features: 1) the interconnections modify the arm output voltage in an independent, additive manner [Eq. (1)]; 2) the modulation indices determine the capacitor discharging rates and should be equalized to minimize the charge-balancing current [Eq. (6)]; and 3) the switching patterns of the adjacent interconnections should be interleaved to minimize the capacitor loss [Eq. (9)].

The phase-shift carrier (PSC) modulation framework [36] satisfies the first two features, and its redundancy in the carrier phase permutation allows various interleaving in the switching patterns. For an arm with *N* modules, the PSC framework contains *N* identical unipolar triangle carriers. Their phases differ by multiples of  $\Delta \theta = 2\pi / N$ . The carriers are assigned to the *N*-1 interconnections (denoted as *L*<sub>1</sub>, ..., *L*<sub>*N*-1</sub>) and the pair of arm terminals (denoted as *L*<sub>*N*</sub>). The switching states are determined by the comparison between the carriers and the arm modulation reference  $m_{\text{ref}}$ . For FB<sup>2</sup> arms,  $-1 \le m_{\text{ref}} \le 1$ , and for HB<sup>2</sup> arms  $0 \le m_{\text{ref}} \le 1$ . Denote  $0 \le C_k(t) \le 1$  as the carrier for interconnection *L<sub>k</sub>*. The modulation rules for both the HB<sup>2</sup> and FB<sup>2</sup> can be unified as

$$state(L_k) = \begin{cases} Series+, & \text{if } m_{\text{ref}} \ge C_k, \\ Series-, & \text{if } m_{\text{ref}} \le -C_k, \\ Parallel+/-, & \text{if } -C_k < m_{\text{ref}} < C_k; \end{cases}$$
(11)

and

state 
$$(L_N) = \begin{cases} Series+, & \text{if } m_{\text{ref}} \ge C_N, \\ Series-, & \text{if } m_{\text{ref}} \le -C_N, \\ Bypass+/-, & \text{if } -C_N < m_{\text{ref}} < C_N. \end{cases}$$
 (12)

In summary, the parallel switching state applies whenever the interconnection is not needed to increase or decrease the arm output voltage. *Bypass+* and *Bypass-* must be alternatively activated to balance the discharging rates of the modules at the arm's terminals (i.e., d = 1/2 in Eq. (6)). Fig. 5 visualizes the proposed modulation scheme.



**Fig. 5.** A PSC-modulation process for a three-module FB<sup>2</sup> arm. Symbols "*B*", "S", and "*P*" represent *Bypass, Series*, and *Parallel* switching states, respectively. Here, N = 3 and  $L_3$  refers to the terminal interconnection. The unipolar carriers are paired by their negative counterparts to visualize Eq. (11)–(12). The same diagram also applies to HB<sup>2</sup> arms if  $m_{ref} \ge 0$ .

TPEL-Reg-2018-03-0609



**Fig. 6.** Simulated performance of different carrier settings with (a)  $5 \text{ FB}^2$  modules per arm and (b)  $12 \text{ FB}^2$  modules per arm. The result of each carrier setting is represented by a dot. The capacitor losses are normalized against those of the equivalent FB arms (which is invariant to carrier permutations). For the case of N = 5, there are only 4 distinct results out of the 5! = 120 possible carrier permutations due to redundancy.

#### **B.** Carrier Sequence Optimization

Various carrier sequences in a series/parallel module arm produce different concurrences of series states in the adjacent interconnections and hence different capacitor loss per Eq. (9). Consider two configurations: 1) modules 1-3 are paralleled and are connected to the 4th module by a series state; and 2) modules 1-2 and 3-4 are respectively paralleled, and the two pairs are connected in a series state. Despite the same output voltage, configuration 2 produces less capacitor loss, better equalized discharging rates, and less subsequent chargebalancing currents. In general, switching configurations that have evenly paralleled groups are preferred [24]. In the PSC modulation scheme, the trivial carrier setting of  $\theta_{\text{sub-opt}} = [1, 2, 1]$ 3, 4, ...]  $\times 2\pi/N$  more frequently results in situations such as configuration 1 because the carriers of adjacent interconnections are often simultaneously larger or smaller than the modulation reference, creating concurrent series connections and uneven parallel groups. In comparison, the optimal setting of N = 5,  $\theta_{opt} = [1, 3, 5, 2, 4] \times 2\pi/5$  often creates similar parallel groups such as those of configuration 2. A general optimization rule is to separate the carriers of the adjacent interconnections, or

$$\begin{aligned} \mathbf{\Theta}_{\text{opt}} &= \arg\max_{\forall \theta_{k}} \left[ \min_{1 \le k \le N-1} d\left(\theta_{k}, \theta_{k+1}\right) \right], \\ \text{s.t.} \\ (1) \quad d\left(\theta_{k}, \theta_{k+1}\right) &= \min\left\{ \left|\theta_{k} - \theta_{k+1}\right|, 2\pi - \left|\theta_{k} - \theta_{k+1}\right| \right\}, \\ (2) \quad \theta_{i} \neq \theta_{j} \qquad (\forall i, j), \\ (3) \quad \theta_{k} \in \left\{ \frac{2\pi}{N} \times 0, \frac{2\pi}{N} \times 1, \dots, \frac{2\pi}{N} \times (N-1) \right\}, \end{aligned}$$

where  $\theta_k$  denotes the initial phase of the *k*th carrier, constraints (2) and (3) evenly shift the carriers and guarantee the best output quality. This optimization problem can be solved offline. Exhaustive search is appropriate for small numbers of modules (e.g., N < 15). For larger N, examining O(N!) possible carrier permutations can be intractable. For the latter cases, the following formula shows fairly good performance:

$$\theta_{k} = \begin{cases} \frac{2\pi}{N} \times \left[ \left( k \times (2n-1) + 1 \right) \mod N \right], & \text{if } N = 4n \text{ or } 4n+2; \\ \frac{2\pi}{N} \times \left[ \left( k \times (2n) + 1 \right) \mod N \right], & \text{if } N = 4n+1; \\ \frac{2\pi}{N} \times \left[ \left( k \times (2n+1) + 1 \right) \mod N \right], & \text{if } N = 4n+3. \end{cases}$$
(14)

The key idea of Eq. (14) is to generate the carrier sequence by cycling a list of numbers [1, 2, 3, ..., N] with an integer pitch. Take N = 5 for example, a pitch of "1" leads to the trivial suboptimal solution  $\theta_{\text{sub-opt}} = [1, 2, 3, 4, 5] \times 2\pi/5$ , and a pitch of "2" leads to the optimal solution  $\theta_{opt} = [1, 3, 5, 2, 4] \times 2\pi/5$ . For an arm with N modules, the best pitch choice is near N/2, corresponding to the goal of separating the carriers of the adjacent interconnections. However, the pitch of N/2 might be invalid either because N is odd or because N/2 and N share a non-trivial common divisor, which leads to skipped numbers and thus incomplete permutation (e.g., using a pitch of "4" at N = 8). For these special cases, we find the valid pitch that is closest to N/2 as in Eq. (14). Finally, it is worth noting that the carrier sequences produced by fixed pitches account for only a subset of all permutations; however, this subset contains all carrier settings that creates matched switching patterns and load profiles on modules. Consequently, the proposed carrier settings optimally balance component stresses-it is under this context that Eq. (14) gives the best solutions.

Fig. 6 studies the simulated performance of all carrier permutations for N = 5 and N = 12. We apply a staircase modulation reference to traverse all switching patterns of any given carrier permutation. The capacitor losses and voltage deviations are compared, and both criterions are concurrently minimized by the carrier settings  $\theta_{opt}$  from Eq. (14). The trivial carrier settings  $\theta_{sub-opt}$  produce the largest capacitor losses in the studied cases. Experimental validations can be found in Fig. 9. We use the capacitor voltage deviation as one of the criterions because it reflects the amplitude of the charge-balancing currents.

Compared with the conventional PSC modulation in FB and HB converters, the proposed modulation method achieves equally good output quality at comparable switching rates since *1*) the carriers are uniformly phase-shifted and *2*) only one switching site is toggled per step change in the output voltage [25], [26], [36].



Fig. 7. The lab setup. The same setup can be reconfigured into either  $FB^2$  or FB during operation.

#### V. EXPERIMENTAL RESULTS

# A. Setup

We implemented three module topologies, namely FB, FB<sup>2</sup> without port inductors, and FB<sup>2</sup> with differential-mode port inductors, in a single-phase, down-scaled MMC setup with five modules per arm. Each module contains a 15-mF electrolytic capacitor for main energy storage and some ceramic capacitors (1 mF in total) to assist the switching transients. As such, each module has a unit capacitance constant of  $\tau_c = \frac{1}{2} 2N C V_{mdl}^2 / S =$ 115 ms, defined as the ratio between the total stored capacitor energy and the rated power [37]. The module contains eight identical transistors, each with  $r_{on} = 0.4 \text{ m}\Omega$  (IPT004N03L, Infineon Technologies). Each port inductor is implemented with a differential-mode choke (1.5 mH, B82727E6403A40, EPCOS / TDK). The chokes have a high common-mode current rating (>30 A) for conducting the arm current but a small magnetic core since the differential-mode current (i.e., the charge-balancing current) is small. TABLE II lists the implementation details. The HB<sup>2</sup> is not separately evaluated because its experimental behaviors coincide with the FB<sup>2</sup> under unipolar modulations.

The setup is controlled and modulated by an FPGA (40 MHz, sbRIO 9627, National Instruments, USA). As the same setup can represent all studied module topologies, the controller can swap the switching-state codebook to transit between the FB

and the  $FB^2$  configurations during operations. For the FB configuration, the controller operates the extra transistors in parallel. The modulation index is 0.9 to represent typical operating conditions.

## B. Results

We use the standard deviation of the capacitor voltages to quantify the balancing performance. We use rms capacitor current and the port inductor's differential-mode current to quantify the capacitor loss and the additional conduction loss due to the charge-balancing process.

Operation at 500 Hz and sensorless balancing. Fig. 8 compares the MMC with FB modules and the two FB<sup>2</sup> configurations. All configurations are operated with the module switching rate of 500 Hz and the output quality are practically identical. In both Fig. 8(a) and (b), the setup was operated in the open-loop FB configuration before transited to the open-loop FB<sup>2</sup> configurations at t = 0. After the transition, both  $FB^2$  configurations rapidly re-balance the capacitor voltages [Fig. 8(a2) and Fig. 8(b2)] and henceforth keep them within a narrow band. Because of the port inductors, the balancing process in Fig. 8(a2) is comparably slower and smoother. Both FB<sup>2</sup> module types reduce the peak and rms values of the capacitor currents compared to the FB configuration [Fig. 8(a3) and Fig. 8(b3)]. The charge-balancing current measured from the module interconnection is shown in Fig. 8(a3) and Fig. 8(b3), which is zero for the FB case and negligible for the FB<sup>2</sup> with port inductors. For the FB<sup>2</sup> without port inductors, the charge-balancing current presents large peak values and therefore additional loss on the semiconductors. Such charge-balancing current can be reduced at a higher switching rate, as is shown below.

*Switching rates.* Fig. 9 shows the influence of the switching rate on the rms charge-balancing currents and the rms capacitor currents as they respectively determine the additional transistor loss (compared to the conventional modules) and the capacitor loss. For FB<sup>2</sup> modules without port inductors, higher module switching rates suppress the charge-balancing current because the voltage spread of the modules is cleared more frequently by parallelization and does not reach high levels [25]. At a module switching rate of 5 kHz, for example, the rms charge-balancing current is less than 20% of the arm current, indicating less than 4% of the additional conduction loss.<sup>1</sup>

Circuit parameters of the experimental setup								
Module		FB	FB <sup>2</sup> + port inductor	FB <sup>2</sup>				
Nominal power	S	100 VA						
Load frequency	f	50 Hz						
No. of modules per arm N		5						
Module voltage	V <sub>mdl</sub>	12 V						
Module capacitance	С	15  mF (main) + 1  mF (snubber)						
Unit capacitance constant [37]	$ au_{ m c}$	115 ms (115 kJ/MVA)						
No. of switches per module	$N_{\rm sw}$	4	8	8				
Switch on-state resistance	ron	0.2 mΩ	0.4 mΩ	0.4 mΩ				
Module switching frequency	$f_{\rm sw}$	500 Hz						
Port inductor (differential-mode)	$L_{\text{diff}}$	_	– 1.5 mH					

TABLE II Circuit parameters of the experimental setup

<sup>&</sup>lt;sup>1</sup> The arm current and the charge-balancing current contribute independently to the ohmic loss, as can be derived from Fig. 3.

#### TPEL-Reg-2018-03-0609



Fig. 8. Waveforms of (a) transition from the FB-mode into the FB<sup>2</sup>-mode with port inductors, and (b) transition from the FB-mode into the FB<sup>2</sup>-mode without port inductors. From top to bottom: the MMC output voltage and current, module capacitor voltages, module capacitor current, and charge-balancing current measured between modules 1 and 2. The rms value of the latter two measurements are shown. The "voltage spikes" in (b2) are noises due to measurement interferences.

For  $FB^2$  modules with port inductors, the charge-balancing current slightly grows at higher switching rates, possibly because of the interaction between the module capacitor and the stray inductance of the differential-mode chokes or of magnetic loss. Nevertheless, the charge-balancing current is negligible compared to the arm current, and the variation is relatively minor.

Fig. 10 compares the charge-balancing currents in details, where the FB<sup>2</sup> configuration with port inductors [Fig. 10(a)] produces smaller charge-balancing currents that appear to change randomly and slowly, whereas the currents produced without port inductors [Fig. 10(b)] usually peaked when both the momentary modulation index and the arm current are large. In summary, under high switching frequencies or with port inductors, the charge-balancing currents can be small, indicating negligible additional loss and even current distribution among the transistors.

The current of the main capacitor is lower at higher switching rates for all studied cases because of the filtering effect of the snubber capacitors [Fig. 9(b)]. Compared to the conventional FB modules, both FB<sup>2</sup> configurations reduce the capacitor current by 20–30% or the conduction loss by 30–50% due to the load-sharing in parallel connections.

*Carrier sequence.* Two carrier sequences are compared in Fig. 9: the suboptimal one with  $\theta_{sub-opt} = [1, 2, 3, 4, 5] \times 2\pi/5$  (dashed lines in Fig. 9) and the optimal one with  $\theta_{opt} = [1, 3, 5, 2, 4] \times 2\pi/5$  obtained from Eq. (14) (solid lines in Fig. 9). At most switching rates, the optimized carrier setting reduces the



**Fig. 9.** (a) Charge-balancing currents under different switching frequencies. (b) Capacitor currents under different switching frequencies. All quantities are rms. The load is lowered to 65% of the nominal value by changing the load resistor.



Fig. 10. Charge-balancing currents of all interconnections in the  $FB^2$  configurations. The rms arm current of the studied arm is 2.15 A for all cases.

capacitor currents as predicted by Section IV. The optimized carrier does not significantly reduce the charge-balancing current but may help reduce the magnetic material if port inductors are used [Fig. 9(a)].

# VI. CONCLUSION

We presented two module topologies for the series/parallel family as replacements of half-bridge (HB) and full-bridge (FB) modules in MMCs. Both modules use the same amount of semiconductor as the HB or FB equivalents but can reliably balance the modules in a sensorless manner. At low module switching rates (e.g., 200 Hz), small port inductors are recommended for suppressing the charge-balancing currents; at higher module switching rates (e.g., 10 kHz), port inductors become optional. We further present an optimal phase-shifted carrier modulation scheme to fully exploit the parallel interconnection, with which the proposed modules generate 30%–50% less capacitor loss compared to the HB or FB equivalents. The reduced module-balancing complexity, alleviated module storage stress, and capability of operating at

low switching frequencies make the proposed series/parallel modules viable alternatives of the HB or FB in high-voltage applications (e.g., HVDC systems).

#### Reference

- A. Lesnicar and R. Marquardt, "An innovative modular multilevel converter topology suitable for a wide power range," in 2003 IEEE Bologna Power Tech Conference Proceedings, 2003, vol. 3, pp. 272–277.
- [2] G. Tang, Z. He, H. Pang, X. Huang, and X. Zhang, "Basic topology and key devices of the five-terminal DC grid," *CSEE J. Power Energy Syst.*, vol. 1, no. 2, pp. 22–35, Jun. 2015.
- [3] M. Hagiwara, R. Maeda, and H. Akagi, "Negative-Sequence Reactive-Power Control by a PWM STATCOM Based on a Modular Multilevel Cascade Converter (MMCC-SDBC)," *IEEE Trans. Ind. Appl.*, vol. 48, no. 2, pp. 720–729, Mar. 2012.
- [4] C. D. Townsend, T. J. Summers, J. Vodden, A. J. Watson, R. E. Betz, and J. C. Clare, "Optimization of Switching Losses and Capacitor Voltage Ripple Using Model Predictive Control of a Cascaded H-Bridge Multilevel StatCom," *IEEE Trans. Power Electron.*, vol. 28, no. 7, pp. 3077–3087, Jul. 2013.
- [5] W. Li, L.-A. Gregoire, and J. Belanger, "A Modular Multilevel Converter Pulse Generation and Capacitor Voltage Balance Method Optimized for FPGA Implementation," *IEEE Trans. Ind. Electron.*, vol. 62, no. 5, pp. 2859–2867, May 2015.
- [6] G. S. da Silva, R. P. Vieira, and C. Rech, "Discrete-Time Sliding-Mode Observer for Capacitor Voltage Control in Modular Multilevel Converters," *IEEE Trans. Ind. Electron.*, vol. 65, no. 1, pp. 876–886, Jan. 2018.
- [7] A. A. Elserougi, A. M. Massoud, and S. Ahmed, "A Switched-Capacitor Submodule for Modular Multilevel HVDC Converters With DC-Fault Blocking Capability and a Reduced Number of Sensors," *IEEE Trans. Power Deliv.*, vol. 31, no. 1, pp. 313–322, Feb. 2016.
- [8] Q. Tu and Z. Xu, "Impact of Sampling Frequency on Harmonic Distortion for Modular Multilevel Converter," *IEEE Trans. Power Deliv.*, vol. 26, no. 1, pp. 298–306, Jan. 2011.
- [9] J. Mei, B. Xiao, K. Shen, L. M. Tolbert, and J. Y. Zheng, "Modular Multilevel Inverter with New Modulation Method and Its Application to Photovoltaic Grid-Connected Generator," *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 5063–5073, Nov. 2013.
- [10] Y. Xue, K. C. Divya, G. Griepentrog, M. Liviu, S. Suresh, and M. Manjrekar, "Towards next generation photovoltaic inverters," in 2011 IEEE Energy Conversion Congress and Exposition, 2011, pp. 2467– 2474.
- [11] E. Romero-Cadaval, G. Spagnuolo, L. G. Franquelo, C. A. Ramos-Paja, T. Suntio, and W. M. Xiao, "Grid-connected photovoltaic generation plants: Components and operation," *IEEE Ind. Electron. Mag.*, vol. 7, no. 3, pp. 6–20, 2013.
- [12] R. Picas, J. Zaragoza, J. Pou, S. Ceballos, and J. Balcells, "New Measuring Technique for Reducing the Number of Voltage Sensors in Modular Multilevel Converters," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 177–187, Jan. 2016.
- [13] S. D'Arco and J. A. Suul, "Estimation of sub-module capacitor voltages in modular multilevel converters," in 2013 15th European Conference on Power Electronics and Applications (EPE), 2013, pp. 1–10.
- [14] L. Angquist, A. Antonopoulos, D. Siemaszko, K. Ilves, M. Vasiladiotis, and H.-P. Nee, "Open-Loop Control of Modular Multilevel Converters Using Estimation of Stored Energy," *IEEE Trans. Ind. Appl.*, vol. 47, no. 6, pp. 2516–2524, Nov. 2011.
- [15] O. Abushafa, S. Gadoue, M. Dhaidah, and D. Aktinson, "Capacitor voltage estimation in modular multilevel converters using a Kalman filter algorithm," in 2015 IEEE International Conference on Industrial Technology (ICIT), 2015, pp. 3016–3021.
- [16] A. Elserougi, M. I. Daoud, A. M. Massoud, A. S. Abdel-Khalik, and S. Ahmed, "Investigation of sensorless capacitor voltage balancing technique for modular multilevel converters," in *IECON 2014 - 40th Annual Conference of the IEEE Industrial Electronics Society*, 2014, pp. 1569–1574.
- [17] K. H. Ahmed and G. P. Adam, "New Modified Staircase Modulation and Capacitor Balancing Strategy of 21-level Modular Multilevel Converter for HVDC Transmission Systems," in 7th IET International Conference on Power Electronics, Machines and Drives (PEMD 2014), 2014, no. Mmc, p. 5.1.04-5.1.04.
- [18] K. Ilves, L. Harnefors, S. Norrga, and H.-P. Nee, "Predictive sorting

#### TPEL-Reg-2018-03-0609

algorithm for modular multilevel converters minimizing the spread in the submodule capacitor voltages," in *2013 IEEE ECCE Asia Downunder*, 2013, vol. 30, no. 1, pp. 325–331.

- [19] M. Vasiladiotis, N. Cherix, and A. Rufer, "Accurate Capacitor Voltage Ripple Estimation and Current Control Considerations for Grid-Connected Modular Multilevel Converters," *IEEE Trans. Power Electron.*, vol. 29, no. 9, pp. 4568–4579, Sep. 2014.
- [20] A. Ghazanfari and Y. A.-R. I. Mohamed, "A Hierarchical Permutation Cyclic Coding Strategy for Sensorless Capacitor Voltage Balancing in Modular Multilevel Converters," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 4, no. 2, pp. 576–588, Jun. 2016.
- [21] A. A. Elserougi, A. M. Massoud, and S. Ahmed, "Modular Multilevel Converter-Based Bipolar High-Voltage Pulse Generator With Sensorless Capacitor Voltage Balancing Technique," *IEEE Trans. Plasma Sci.*, vol. 44, no. 7, pp. 1187–1194, Jul. 2016.
- [22] H. Liu, K. Ma, P. C. Loh, and F. Blaabjerg, "A sensorless control method for capacitor voltage balance and circulating current suppression of modular multilevel converter," in 2015 IEEE Energy Conversion Congress and Exposition (ECCE), 2015, pp. 6376–6384.
- [23] K. Ilves, F. Taffner, S. Norrga, A. Antonopoulos, L. Harnefors, and H.-P. Nee, "A Submodule Implementation for Parallel Connection of Capacitors in Modular Multilevel Converters," *IEEE Trans. Power Electron.*, vol. 30, no. 7, pp. 3518–3527, Jul. 2015.
- [24] S. M. Goetz, Z. Li, X. Liang, C. Zhang, S. M. Lukic, and A. V. Peterchev, "Control of Modular Multilevel Converter With Parallel Connectivity— Application to Battery Systems," *IEEE Trans. Power Electron.*, vol. 32, no. 11, pp. 8381–8392, Nov. 2017.
- [25] S. M. Goetz, A. V. Peterchev, and T. Weyh, "Modular Multilevel Converter With Series and Parallel Module Connectivity: Topology and Control," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 203–215, Jan. 2015.
- [26] Z. Li, R. Lizana, A. V. Peterchev, and S. M. Goetz, "Distributed balancing control for modular multilevel series/parallel converter with capability of sensorless operation," in 2017 IEEE Energy Conversion Congress and Exposition (ECCE), 2017, no. Mmc, pp. 1787–1793.
- [27] Z. Li, R. Lizana, A. V Peterchev, and S. M. Goetz, "Ripple current suppression methods for star-configured modular multilevel converters," in *IECON 2017 - 43rd Annual Conference of the IEEE Industrial*

Electronics Society, 2017, no. 1, pp. 1505-1510.

- [28] A. Nami, J. Liang, F. Dijkhuizen, and G. D. Demetriades, "Modular Multilevel Converters for HVDC Applications: Review on Converter Cells and Functionalities," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 18–36, Jan. 2015.
- [29] R. Marquardt, "Modular Multilevel Converter topologies with DC-Short circuit current limitation," in 8th International Conference on Power Electronics - ECCE Asia, 2011, pp. 1425–1431.
- [30] M. A. Perez, S. Bernet, J. Rodriguez, S. Kouro, and R. Lizana, "Circuit Topologies, Modeling, Control Schemes, and Applications of Modular Multilevel Converters," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 4–17, Jan. 2015.
- [31] D. Schmitt, Y. Wang, T. Weyh, and R. Marquardt, "DC-side fault current management in extended multiterminal-HVDC-grids," in *International Multi-Conference on Systems, Sygnals & Devices*, 2012, no. Lcc, pp. 1– 5.
- [32] Z. Li, R. Lizana, A. V. Peterchev, and S. M. Goetz, "Predictive control of modular multilevel series/parallel converter for battery systems," in 2017 IEEE Energy Conversion Congress and Exposition (ECCE), 2017, pp. 5685–5691.
- [33] R. W. Erickson and D. Maksimovic, *Fundamentals of power electronics*. Springer Science & Business Media, 2007.
- [34] L. Yang, C. Zhao, and X. Yang, "Loss calculation method of modular multilevel HVDC converters," in 2011 IEEE Electrical Power and Energy Conference, 2011, no. Mmc, pp. 97–101.
- [35] Z. Zhang, Z. Xu, and Y. Xue, "Valve Losses Evaluation Based on Piecewise Analytical Method for MMC–HVDC Links," *IEEE Trans. Power Deliv.*, vol. 29, no. 3, pp. 1354–1362, Jun. 2014.
- [36] R. Naderi and A. Rahmati, "Phase-shifted carrier PWM technique for general cascaded inverters," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1257–1269, 2008.
- [37] H. Fujita, S. Tominaga, and H. Akagi, "Analysis and design of a DC voltage-controlled static VAr compensator using quad-series voltagesource inverters," *IEEE Trans. Ind. Appl.*, vol. 32, no. 4, pp. 970–978, 1996.

# > REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 12



**Zhongxi Li** (S'17) received his B.S. degree in the department of Electrical Engineering from Tsinghua University, Beijing, China in 2015. He is currently pursuing his Ph.D. degree at Duke University, Durham, NC, USA.

He was a visiting scholar at FREEDM Systems Center at NC State University, where he worked on multilevel converters, and CURENT Engineering Research Center at the University of Tennessee, where he worked on testing wide-band gap semiconductor

switches. His research interests include modular pulse synthesizers for magnetic neurostimulation and noninvasive brain stimulation as well as design and control of modular multilevel converters.



**Ricardo Lizana F.** (S'11—M'16) was born in Rancagua, Chile in 1985. He received his M.Sc. and D.Sc. degrees in electronic engineering from Universidad Tecnica Federico Santa Maria, Valparaiso, Chile, in 2011 and 2015, respectively.

He joined Universidad Catolica de la Santisima Concepcion, Concepcion, Chile, in 2015, where he is currently a lecturer in Departamento de Medio Ambiente y Energia. During 2017 he was a postdoctoral fellow at Duke University. His main research interests include high power converters, HVDC transmission

systems and renewable energy systems.

Dr. Lizana received the Ph.D. Scholarship from the Chilean National Commission for Scientific and Technological Research (CONICYT) in 2011, the Emerging Leaders in the Americas Program Scholarship from the Canadian Bureau for International Education in 2012 and the Second-Best Paper Award from the IEEE Transactions on Power Electronics in 2015.



**Sha Sha** received her B.S. degree in the department of Electrical Engineering from Tsinghua University, Beijing, China in 2018. She is a current master student in electrical engineering at California Institute of Technology, Pasadena, CA, USA.

She was a visiting scholar at BSEL lab at Duke University, where she worked on multilevel converters. Her research interests include power electronics and routing for power grid based on power routers.



**Zhujun Yu** received her B.S. degree in the department of Electrical Engineering from Tsinghua University, Beijing, China in 2018, where she is currently working towards her Ph.D. degree in electrical engineering.

She was a visiting scholar at BSEL lab at Duke University, where she worked on multilevel converters. Her research interests include simulation of power electronic systems and control strategies of power converters.



**Angel V. Peterchev** (S'96—M'05—SM'15) received the A.B. degree in physics and engineering sciences from Harvard University, Cambridge, MA, in 1999, and the M.S. and Ph.D. degrees in electrical engineering from the University of California, Berkeley, in 2002 and 2005, respectively. Dr. Peterchev is presently Associate Professor in the Departments of Psychiatry & Behavioral Sciences, Electrical & Computer Engineering, Biomedical Engineering, and Neurosurgery at Duke University. Previously, he was Assistant Professor at Columbia University and spent a

summer working at the Portable Power Systems Group, National Semiconductor Corp. (now Texas Instruments).

Dr. Peterchev's research focuses on the design, modeling, and optimization of systems for noninvasive brain stimulation and for electrical energy conversion. In the field of brain stimulation, he has contributed to novel devices for transcranial magnetic stimulation with controllable pulse parameters and improved focality, models and analysis of the electric field and neural activation induced by transcranial magnetic and electric stimulation, and *in vivo* studies exploring the relationship between stimulation parameters and physiological response. In the field of energy, he has contributed to the development of control systems and topologies for fast, efficient power converters including applications to microprocessor power supplies, portable electronics, integrated magnetics, and modular multilevel converters.



**Stefan M. Goetz** (M'14) received his undergraduate and graduate degrees from TU Muenchen, Germany. He obtained doctoral training at TU Muenchen as well as Columbia University, and received the PhD degree in 2012 with a thesis on medical applications of power electronics for which he was awarded a PhD thesis prize from TU Muenchen.

Dr. Goetz is currently Assistant Professor at Duke University. His research interests include precise highpower pulse synthesizers for magnetic neurostimulation

and noninvasive brain stimulation as well as integrative power electronics solutions for microgrids and electric vehicle applications.