### University of Windsor Scholarship at UWindsor

**Electronic Theses and Dissertations** 

Theses, Dissertations, and Major Papers

2017

### In-Memory Computing by Using Nano-ionic Memristive Devices

Amirali Amirsoleimani University of Windsor

Follow this and additional works at: https://scholar.uwindsor.ca/etd

#### **Recommended Citation**

Amirsoleimani, Amirali, "In-Memory Computing by Using Nano-ionic Memristive Devices" (2017). *Electronic Theses and Dissertations*. 7346. https://scholar.uwindsor.ca/etd/7346

This online database contains the full-text of PhD dissertations and Masters' theses of University of Windsor students from 1954 forward. These documents are made available for personal study and research purposes only, in accordance with the Canadian Copyright Act and the Creative Commons license—CC BY-NC-ND (Attribution, Non-Commercial, No Derivative Works). Under this license, works must always be attributed to the copyright holder (original author), cannot be used for any commercial purposes, and may not be altered. Any other use would require the permission of the copyright holder. Students may inquire about withdrawing their dissertation and/or thesis from this database. For additional inquiries, please contact the repository administrator via email (scholarship@uwindsor.ca) or by telephone at 519-253-3000ext. 3208.

### In-Memory Computing by Using Nano-ionic Memristive Devices

by

### Amirali Amirsoleimani

A Dissertation Submitted to the Faculty of Graduate Studies through the Department of Electrical and Computer Engineering in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy at the University of Windsor

Windsor, Ontario, Canada 2017

### © 2017 Amirali Amirsoleimani

All Rights Reserved. No Part of this document may be reproduced, stored or otherwise retained in a retreival system or transmitted in any form, on any medium by any means without prior written permission of the author.

In-Memory Computing by Using Nano-ionic Memristive Devices

by

Amirali Amirsoleimani

APPROVED BY:

M. Sachdev, External Examiner Department of Electrical and Computer Engineering, University of Waterloo

> A. Jaekel School of Computer Science

M. Khalid Department of Electrical and Computer Engineering

M. Mirhassani Department of Electrical and Computer Engineering

M. Ahmadi, Advisor Department of Electrical and Computer Engineering

November 17, 2017

# Declaration of Co-Authorship/Previous Publication

I am aware of the University of Windsor Senate Policy on Authorship to add the following and I certify that I have properly acknowledged the contribution of other researchers to my thesis and have obtained written permission from each co-author to include the above material in my document. I hereby declare that this thesis incorporates material that is result of joint research and includes 6 original papers that have been previously published, as follows:

Thesis Chapter	Publication Title	Publication status
Chapter 2	Accurate Charge Transport Model for Nanoionic Memristive Devices, in Microelectronics Journal	Published
Chapter 3	Brain-inspired Pattern Classification with Memristive Neural Network Using the Hodgkin-Huxley Neuron, in Proceedings of the 23rd IEEE International Conference on Circuits and Systems (ICECS)	Published
Chapter 4	STDP-based Unsupervised Learning of Memristive Spiking Neural Network by Morris-Lecar Model, in 2017 International Joint Conference on Neural Network (IJCNN) (Best Poster Honorable Mention Award)	Published
Chapter 5	A Memristive CVNS Analog Adder, in 2017 IEEE European Conference on Circuit Theory and Design (ECCTD)	Published
Chapter 6	4:2 compressor cells design with nanoionic memristive devices, in 2016 IEEE International Symposium on Circuits and Systems (ISCAS)	Published
Chapter 7	Logic design on mirrored memristive crossbars, in IEEE Transactions on Circuits and Systems II: Express briefs	Published

Chapter 2 of this thesis was co-authored with Jafar Shamsi, Majid Ahmadi, Arash Ahmadi, Karim Mohammadi, Mohammad Azim Karami, Shahpour Alirezaee, Chris Yakop-

cic, Omid Kavehei and Said Al-Sarawi. In all cases, the key ideas, primary contributions, data analysis and writing were performed by the author, and the contribution of co-authors was providing the modeling for the state of art and extracting the data from the fabricated device. Chapter 3 was co-authored with Majid Ahmadi, Arash Ahmadi and Mounir Boukadoum. In all cases, the key ideas, primary contributions, simulations and data analysis were done by the author and the contribution of co-authors was on providing feedback on refinement of ideas and editing the manuscript. Chapter 4 was co-authored with Majid Ahmadi and Arash Ahmadi. In all cases, the key ideas, primary contributions, simulations and data analysis were done by the author and the contribution of co-authors was on providing feedback on refinement of ideas and editing the manuscript. Chapter 5 was co-authored with Majid Ahmadi and Arash Ahmadi. In all cases, the key ideas, primary contributions, simulations and data analysis were done by the author and the contribution of co-authors was on providing feedback on refinement of ideas and editing the manuscript. Chapter 6 was co-authored with Mehri teimoori, Majid Ahmadi and Arash Ahmadi. In all cases, the key ideas, primary contributions, simulations and data analysis were done by the author and the contribution of co-authors was on providing feedback on refinement of ideas and editing the manuscript. Chapter 7 was co-authored with Majid Ahmadi and Arash Ahmadi. In all cases, the key ideas, primary contributions, simulations and data analysis were done by the author and the contribution of co-authors was on providing feedback on refinement of ideas and editing the manuscript.

I certify that I have obtained a written permission from the copyright owner(s) to include the above published material(s) in my thesis. I certify that the above material describes work completed during my registration as graduate student at the University of Windsor.

I am aware of the University of Windsor Senate Policy on Authorship and I certify that I have properly acknowledged the contribution of other researchers to my thesis. I certify that, with the above qualification, this thesis, and the research to which it refers, is the product of my own work. I declare that, to the best of my knowledge, my thesis does not infringe upon anyones copyright nor violate any proprietary rights and that any ideas, techniques, quotations, or any other material from the work of other people included in my thesis, published or otherwise, are fully acknowledged in accordance with the standard referencing practices. Furthermore, to the extent that I have included copyrighted material that surpasses the bounds of fair dealing within the meaning of the Canada Copyright Act, I certify that I have obtained a written permission from the copyright owner(s) to include such material(s) in my thesis. I declare that this is a true copy of my thesis, including any final revisions, as approved by my thesis committee and the Graduate Studies office, and that this thesis has not been submitted for a higher degree to any other University or Institution.

## Abstract

By reaching to the CMOS scaling limitation based on the Moore's law and due to the increasing disparity between the processing units and memory performance, the quest is continued to find a suitable alternative to replace the conventional technology. The recently discovered two terminal element, memristor, is believed to be one of the most promising candidates for future very large scale integrated systems.

This thesis is comprised of two main parts, (**Part I**) modeling the memristor devices, and (**Part II**) memristive computing. The first part is presented in one chapter and the second part of the thesis contains five chapters. The basics and fundamentals regarding the memristor functionality and memristive computing are presented in the introduction chapter. A brief detail of these two main parts is as follows:

- Part I: Modeling- This part presents an accurate model based on the charge transport mechanisms for nanoionic memristor devices. The main current mechanism in metal/insulator/metal (MIM) structures are assessed, a physic-based model is proposed and a SPICE model is presented and tested for four different fabricated devices. An accuracy comparison is done for various models for Ag/TiO<sub>2</sub>/ITO fabricated device. Also, the functionality of the model is tested for various input signals.
- **Part II: Memristive computing-** Memristive computing is about utilizing memristor to perform computational tasks. This part of the thesis is divided into neuromorphic, analog and digital computing schemes with memristor devices.

- Neuromorphic computing- Two chapters of this thesis are about biologicalinspired memristive neural networks using STDP-based learning mechanism. The memristive implementation of two well-known spiking neuron models, Hudgkin-Huxley and Morris-Lecar, are assessed and utilized in the proposed memristive network. The synaptic connections are also memristor devices in this design. Unsupervised pattern classification tasks are done to ensure the right functionality of the system.
- Analog computing- Memristor has analog memory property as it can be programmed to different memristance values. A novel memristive analog adder is designed by Continuous Valued Number System (CVNS) scheme and its circuit is comprised of addition and modulo blocks. The proposed analog adder design is explained and its functionality is tested for various numbers. It is shown that the CVNS scheme is compatible with memristive design and the environment resolution can be adjusted by the memristance ratio of the memristor devices.
- Digital computing- Two chapters are dedicated for digital computing. In the first one, a development over IMPLY-based logic with memristor is provided to implement a 4:2 compressor circuit. In the following chapter, A novel resistive-type, single-step and multiple fanin and fanout memristive logic is designed over a novel mirrored memristive crossbar platform. Different logic gates are designed with the proposed memristive logic method and the simulations are provided with Cadence to prove the functionality of the logic. The logic implementation over a mirrored memristive crossbars is also assessed.

## **Acknowledgments**

This thesis is the outcome of the 3 years research in department of electrical and computer engineering, University of Windsor. To the best of my knowledge, this is the first Ph.D. thesis on emerging topic of memristive systems in Canada and it has been a great privilege to be the first Ph.D. student on this topic in the region. I gratefully acknowledge the people who assisted me along this path.

First and foremost I would like to express my gratitude and appreciation to Dr. Majid Ahmadi, my supervisor for his invaluable guidance and constant support throughout different stages of this work. He has been a great influential mentor in my scientific career while he means like a father for me and his guidance helped me in all the time of research and writing of this thesis. I could not have imagined having a better advisor and mentor for my Ph.D study. He has certainly shaped me as a researcher and has led me where I am now.

Another key person whom I strongly indebted to is Dr. Arash Ahmadi. I had this chance again to work closely with my previous M.Sc. advisor who always inspired me with his beautiful mind and unconventional thinking method which most of the time turns impossible to possible. His way of thinking inspires me to approach problem in different ways. I appreciate all his contribution, time, ideas and the direction he provided for me.

My gratitude also goes to Dr. Said Al-Sarawi for his kind assistance and review of the modeling section. Mr. Jafar Shamsi, Dr. Chris Yakopcic, Dr. Mostafa Rahimi Azghadi, Dr. Omid Kavehei, Mr. Hamid Soleimani, Mr. Mohammad Bavandpour and Ms. Mehri Teimoori for their helpful discussions and assistance.

In addition, I would like to thank the rest of my thesis committee, Dr. Mitra Mirhassani, Dr. Mohammed Khalid and Dr. Arunita Jaekel for their participation in my seminars, their constructive comments and advice. I would also like to include my gratitude to Ms. Andria Ballo and Mr. Frank Cicello for their kind support and continuous help during my time as a graduate student. I wish to express my warm and sincere thanks to Dr. Esam Abdel-Raheem for his kind support.

My sincere thanks also goes to Dr. Rashid Rashidzadeh, who provided me an opportunity to join his industrial team as an intern, and who gave me the access to the laboratory and research facilities. Also, I appreciate his assistance and productive comments for analog implementation problems.

I would also like to thank my friends and colleagues in the University of Windsor whom have supported and believed in me: Behrouz Chegeni, Shaghayegh Gomar, Ali Dianat, Mohammad Anvaripour, Mojtaba Kordestani, Parham Hosseinzadeh Namin, Bahar Yousefi, Abubakr Sasi, Dr. Luay Taha, Iman Taha and Dr. Faruq Awin.

My endless appreciation goes to my family, my mother, my father, my brother and my sister, who always supported me regardless of the situation in any condition and always endow me with infinite love, encouragement and patience. I also want to express my sincere thanks to my grand mother and grand father whom I wish his soul will rest in peace for their unconditional love and support. In addition, I like to thank my mother in law and my father in law for their support and patience.

Last but not least, the warmest thank goes to my dear wife, *Saeideh*, who always stayed by me shoulder to shoulder during this long journey. I dedicated this thesis to her by all my heart because of everything she did for me.

# **Contents**

De	eclara	tion of Co-Authorship/Previous Publication	iv
Ał	Abstract		vii
Ac	know	ledgments	ix
Li	st of H	igures	XV
Li	st of T	fables	xxiv
Li	st of A	Abbreviations	xxvi
1	Intro	oduction	1
	1.1	Definition of Memristor	2
	1.2	Memristor Modeling	5
	1.3	Memristor Crossbar	15
	1.4	Applications of Memristor	18
		1.4.1 Memory	19
		1.4.2 Logic	20
		1.4.3 Neuromorphic	22
	1.5	Outline of Thesis	22
	1.6	Summary of Contributions	24

Re	References 27		27
2	Acc	urate Charge Transport Model for Nanoionic Memristive Devices	33
	2.1	Introduction	33
	2.2	Memristor Device Functionality	35
	2.3	Review of Memristor Models	36
	2.4	Memristor Charge Transport Mechanisms	39
		2.4.1 Tunneling Current	42
		2.4.2 Thermionic Current	44
		2.4.3 Ohmic Current	44
	2.5	An Accurate SPICE-Based Memristor Model	45
	2.6	Memristor Model With Charge Transport Mechanisms (CTM) Analysis 5	54
	2.7	Conclusion	58
Re	Rafarancas		
3	Brai	in-inspired Memristive Neural Network Using Hodgkin-Huxley Neuron	64
	3.1	Introduction	64
	3.2	Hudgkin Huxley Neuron	66
	3.3	STDP Learning Mechanism with Memristor Synapses	70
	3.4	Proposed SNN Architecture and Behaviour	71
	3.5	Pattern Classification Results	73
		3.5.1 $2 \times 2$ Proposed SNN	73
		3.5.2 $4 \times 2$ Proposed SNN	75
	3.6	Conclusion	75
Re	eferen	nces	78
4	STD	DP-based Memristive Spiking Neural Network Using Morris-Lecar Model 8	80
	4.1	Introduction	80

4.2	Memristor Device and Its Functionality	83
4.3	Morris-Lecar Neuron	84
4.4	STDP Learning Mechanism with Memristor Synapses	89
4.5	The Memristive SNN with ML Neuron	90
4.6	Pattern Classification Results	93
4.7	Conclusion	96
feren	ices	98
A N	ovel CVNS Adder with Memristive Analog Memory	100
5.1	Introduction	101
5.2	Continuous Valued Number System (CVNS)	102
5.3	Memristor Device and Its Programming	104
5.4	Memristive Continuous Valued Number System (MCVNS) Adder	106
	5.4.1 Memristive Addition Configuration	106
	5.4.2 Memristive Modulo Configuration	108
5.5	Functionality Test and Simulation Results	109
5.6	Conclusion	111
feren	ices	112
Imp	provement on IMPLY Logic design: Memristor-Based 4:2 Compressor Cells	113
6.1	Introduction	113
6.2	Memristor Device and Its Functionality	114
6.3	Material Implication Logic with Memristor	116
6.4	Memristor-based 4:2 Compressor Cell Designs	118
6.5	Conclusion	125
feren	nces	126
	<ul> <li>4.2</li> <li>4.3</li> <li>4.4</li> <li>4.5</li> <li>4.6</li> <li>4.7</li> <li>feren</li> <li>5.1</li> <li>5.2</li> <li>5.3</li> <li>5.4</li> <li>5.5</li> <li>5.6</li> <li>feren</li> <li>Imp</li> <li>6.1</li> <li>6.2</li> <li>6.3</li> <li>6.4</li> <li>6.5</li> </ul>	4.2       Memristor Device and Its Functionality         4.3       Morris-Lecar Neuron         4.4       STDP Learning Mechanism with Memristor Synapses         4.5       The Memristive SNN with ML Neuron         4.6       Pattern Classification Results         4.7       Conclusion         4.7       Conclusion         4.7       Conclusion         5.8       A Novel CVNS Adder with Memristive Analog Memory         5.1       Introduction         5.2       Continuous Valued Number System (CVNS)         5.3       Memristor Device and Its Programming         5.4       Memristive Continuous Valued Number System (MCVNS) Adder         5.4.1       Memristive Addition Configuration         5.4.2       Memristive Modulo Configuration         5.4.3       Functionality Test and Simulation Results         5.4       Conclusion         5.5       Functionality Test and Simulation Results         5.6       Conclusion         6.1       Introduction         6.2       Memristor Device and Its Functionality         6.3       Material Implication Logic with Memristor         6.4       Memristor-based 4:2 Compressor Cell Designs         6.5       Conclusion

7	Log	ic Design on Mirrored Memristive Crossbars	128
	7.1	Introduction	128
	7.2	Proposed Logic Design	130
		7.2.1 NOR Gate	130
		7.2.2 NAND Gate	133
		7.2.3 Other Logic Gates	135
	7.3	Logic Synthesis on Mirrored	
		Memristive Crossbars	138
	7.4	Simulation Results and Design Constraints	140
	7.5	Conclusion	144
Re	eferen	ices	146
8	Con	clusion	148
	8.1	Future Work	152
VI	TA A	UCTORIS	154

# List of Figures

1.1	The fourth missing fundamental circuit elements [4]	3
1.2	The TiO <sub>2</sub> -based device and its doping profile behavior is displayed. $\ldots$	3
1.3	(a) The memristor symbol and its behavior toward different current direc-	
	tions enter the device. (b) Hystheresis loop in low frequencies. (c) The	
	frequency behavior of $i$ - $v$ curve of the device	5
1.4	The linear ion drift model equivalent circuit for ${\rm TiO_2}\mbox{-based}$ device	7
1.5	The behavior of window function 1 and 2 which are defined in [19] and [18]	
	are considered for two different $p$ values. (a) The $p = 1$ is set for the	
	window function 1 and 2. (b) The $p = 7$ is set for the window function 1	
	and 2	8
1.6	The window function 3 [23] can adjust its amplitude through the scale fac-	
	tor j. (a) Three figures of window function 3 [23] with the same $p = 1$ ,	
	and three different scale factor values ( $j = 0.75, j = 1, j = 1.5$ ). (b) Three	
	figures of window function 3 with the same $p = 7$ , and three different scale	
	factor values $(j = 0.75, j = 1, j = 1.5)$	10
1.7	(a) It depicts Ag/TiO <sub>2</sub> /ITO memristors linear ion drift model hysteresis plot	
	with an input voltage source by 2 V triangular wave with 1 Hz frequency	
	in comparison with the memristors measured experimental data [20].(b)	
	This shows linear ion drift model of Ag/TiO <sub>2</sub> /ITO memristor by proposing	
	window function 3	11

1.8	This shows nonlinear ion drift model of Ag/TiO2/ITO memristor by propos-	
	ing window function 1 and 3	12
1.9	(a) It depicts Ag/Ti $O_2$ /ITO memristors simmons tunnel barrier model which	
	has the highest accuracy in comparison with the other predictive models.	
	(b) It depicts Ag/TiO <sub>2</sub> /ITO memristors TEAM barrier model	15
1.10	This plot displays how the generalized memristor model [24] is able to	
	match the Ag/TiO <sub>2</sub> /ITO-based memristor data. $\ldots$ $\ldots$ $\ldots$ $\ldots$	16
1.11	READ operation in memristor crossbar architecture	17
1.12	WRITE operation in memristor crossbar (a) Write 1. (b) Write 0	18
1.13	Spintronic memristor device schematic. [47].	20
1.14	Memristor versus biological synapse [58]	23
2.1	(a) A cross-sectional view of the Ag/TiO $_2$ /ITO memristor with a fabricated	
	memristor micrograph [4] is illustrated. The Ag and ITO top and bottom	
	electrodes have a 200 nm width each while the thickness of the $TiO_2$ is	
	about 22 nm. In this case, the doped and un-doped regions have thickness	
	of 20 nm and 2 nm, respectively. The whole structure is placed on top of a	
	glass layer because of the transparent nature of Indium Tin Oxide (ITO)	
	electrodes [4]. (b) The $i$ - $v$ characteristic of the physical Ag/TiO <sub>2</sub> /ITO	
	memristor device that was obtained using a Keithley 4200-SCS semicon-	
	ductor parameter analyzer [4]. The proposed circuit and the triangular ex-	
	citation input voltage are also displayed	35

2.2 The Schottky Barrier Region is demonstrated as one of the main charge transport mechanisms. As it can be seen  $E_C$  and  $E_V$  are energy levels of conduction and valence bands of the insulator region respectively. The parameter  $\zeta$  is the Fermi level. Also  $\Delta \phi_B$  is the difference insulator barrier height before and after the doped region  $(TiO_{2-x})$  extension over the insulator film length near the Schottky barrier region. The  $\Delta E_{ac}$ , W,  $\phi_B$  and  $\phi'_B$  are the activation energy required for an electron to leave the valence band, width of the Schottky barrier, the Schottky barrier height, and the maximum barrier height. (a) The  $TiO_2$  near Schottky barrier region is fully undoped and tunneling current is limited. Therefore the dominant transport mechanism is thermionic. (b) The oxygen deficiencies are reaching the Schottky barrier region and the potential barrier is decreased significantly. Thus, the dominant conduction mechanism is becoming tunneling. (c) In this state the number of oxygen deficiencies has reached its maximum value near the Schottky barrier so the main conduction mechanism is 40 The plot displays the Ag/TiO<sub>2</sub>/ITO memristor's tunneling current in com-2.3 parison with the thermionic current at different temperatures for a -1.2 V to 1.2 V voltage domain and a  $\pm 2$  V, 1 Hz triangular wave input voltage. . . 43 2.4 This plot displays the Ag/TiO<sub>2</sub>/ITO memristor's CTM model i-v curve which has the highest accuracy in comparison with the previous works. The memristor i-v curve is divided into six regions with different voltage domains. The CTM model parameters are the same as parameters applied in Table 2.2. This *i*-v curve is for a  $\pm 2$  V, 1 Hz triangular wave input voltage. The bottom right corner inset displayed logarithmic scale i-v curve 47

48

- 2.6 Proposed CTM model simulations in comparison with fabricated devices experimental data. In (a) the proposed CTM model fits the experimental data of the Pt/TiO<sub>2</sub>/Pt memristor [2] and the model parameters are L = 50nm, T = 300 K,  $n_{\rm th} = 0.9, n_1 = 0.83, \Delta E_{ac} = 1.48, E_b = 3.7, E_0 =$  $2 \times 10^{-7}, E_{0M} = 0.49, N_D = 3.16 \times 10^{17}, N_C = 3.6 \times 10^{17}, a_M = 0.2, \zeta = 0.2$  $0.2, b_n = 0.17, S = 450$ . The input voltage applied to the device is displayed in the sub-window. In (b) the proposed CTM model fits the experimental data of the Pt/Hf/Ti memristor [33] and the model parameters are L = 10 nm, T = 300 K,  $n_{\rm th} = 0.91, n_1 = 0.88, \Delta E_{ac} = 1.2, E_b =$  $2.5, E_0 = 2 \times 10^{-7}, E_{0M} = 3.3, N_D = 1 \times 10^{18}, N_C = 5 \times 10^{17}, a_M = 10^{10}$  $0.03, \zeta = 0.1, b_n = 0.6, S = 100$ . The input voltage applied to the device is displayed in the sub-window. In (c) the proposed CTM model fits the experimental data of the  $SrTiO_3$  based memristor [34] and the model parameters are L = 500 nm, T = 300 K,  $n_{\rm th} = 0.97, n_1 = 0.95, \Delta E_{ac} =$  $1.15, E_0 = 1 \times 10^{-6}, E_{0M} = 1.2, N_D = 7 \times 10^{18}, N_C = 5 \times 10^{18}, a_M = 1.2, N_D = 1.2$  $0.01, \zeta = 0.3, b_n = 0.06, S = 60$ . The input voltage applied to the device is displayed in the sub-window. 51

2.7	These plots illustrate the fabricated Ag/TiO $_2$ /ITO memristor's accurate mod-	
	eling and SPICE simulation. The plot in (a) shows that the $i$ - $v$ curve	
	demonstrates a close match to the experimental data and (b) the triangu-	
	lar input voltage. The plot in (c) displays the behavior of the $n_L$ parameter	
	versus time and (d) shows the memristor current. The plot (e) shows the	
	behavior of the $n_L$ parameter versus voltage. Lastly (f) plot displays the	
	Ag/TiO <sub>2</sub> /ITO memristor model behavior for a $\pm 1$ V sinusoidal input volt-	
	age of different frequencies.	52
2.8	The Ag/TiO <sub>2</sub> /ITO memristor's accurate model is simulated for three input	
	waveforms. The first row shows subplot for different input voltages and	
	currents of the memristor. The second and third rows of subplot shows the	
	number of oxygen deficiencies near the Schottky barrier versus time and	
	voltage, respectively. The lowest shape illustrates the $i - v$ curve. In (a) a	
	1 Hz frequency sinusoidal input pulse with 2 V peak to peak amplitude and	
	0 V DC offset voltage is used, in (b) a $\pm 2$ V triangular input pulse with a	
	1 Hz frequency is used, and in (c) a $\pm 1.2$ V square input pulse with a 1 Hz	
	frequency is used	55
3.1	Equivalent memristive circuit schematic for Hudgkin Huxley neuron model.	
	The $I$ - $V$ curves for memristor devices that model sodium and potassium	
	channels are displayed.	66
3.2	(a) Hudgkin Huxley membrane voltage for 15 $\mu A/cm^2$ stimulus current.	
	(b) Sodium and potassium channel currents. The parameters were taken	
	from original paper [9]. (c) Sodium and potassium channel currents versus	
	membrane voltage. (d) Hudgkin Huxley neuron state variables behavior.	68
3.3	STDP learning mechanism is illustrated for two coupled neurons with a	
	memristive synapse in proposed SNN architecture. The memristive cross-	
	bar array of synapses are connected to Hudgkin Huxley neurons	69

3.4	The membrane voltage of pre and post synaptic Hudgkin Huxley neurons	
	connected with memristive synapse for 15 $\mu {\rm A/cm^2}$ stimulus current	71
3.5	$2 \times 2$ network architecture of the proposed SNN. The input patterns for the	
	proposed network are defined.	73
3.6	The membrane voltage of the pre synaptic (black curve) and post synaptic	
	(blue curve) neurons for $2 \times 2$ network. The proposed network classifies the	
	patterns successfully.	74
3.7	The weight evolution of the memristive synapse for $2 \times 2$ network	74
3.8	$4 \times 2$ network architecture of the proposed SNN. The input patterns for the	
	proposed network are defined.	75
3.9	The membrane voltage of the pre-synaptic Hudgkin Huxley neurons	76
3.10	The membrane voltage of the post-synaptic Hudgkin Huxley neurons. The	
	weights evolution of the memristive synapses are displayed in bottom graph.	77
4.1	Equivalent circuit schematic for ML neuron model.	81
4.2	Equivalent memristive circuit schematic for ML neuron model	83
4.3	Memristive behavior of potassium and calcium channels for ML model is	
	displayed for $2.5V$ sinusoidal voltage input wave in different frequencies.	
	(a) Potassium channel memristor $i - v$ for 5 Hz. (b) Potassium channel	
	memristor $i - v$ for 50 Hz. (c) Potassium channel memristor $i - v$ for 5	
	KHz. (d) Calcium channel memristor $i - v$ for 100 Hz. (e) Calcium channel	
	memristor $i - v$ for 500 Hz. (f) Calcium channel memristor $i - v$ for 50	
	KHz	85
4.4	The scaled ML neuron bifurcation behavior for different current stimu-	
	lus. The membrane voltage, calcium channel's current, potassium chan-	
	nel's current and state variables $(M, N)$ are analyzed in each case. (a) The	
	stimulus current of 60 $\mu A.$ (b) The stimulus current of 100 $\mu A.$ (c) The	
	stimulus current of 200 $\mu$ A	88

4.5	STDP learning mechanism is illustrated for two coupled ML neurons with
	a memristive synapse. LTD and LTP phenomenons are displayed 89
4.6	$2 \times 2$ network architecture of the proposed SNN. The input patterns for the
	proposed network are defined
4.7	The membrane voltage of the pre-synaptic (black curve) and post synaptic
	(purple curve) neurons for $2 \times 2$ network. The proposed network classifies
	the patterns successfully
4.8	The weight evolution of the memristive synapse for $2 \times 2$ network 93
4.9	The voltage over each memristive synapse that produce LTP or LTD phe-
	nomenons for $2 \times 2$ network
4.10	$4 \times 2$ network architecture in memristive crossbar array for the proposed
	SNN. The input patterns for the proposed network are defined 95
4.11	The membrane voltages of the pre-synaptic neurons for $4 \times 2$ network 96
4.12	The membrane voltage of the post-synaptic neurons for $4 \times 2$ network 96
4.13	The weights evolution of the memristive synapses for $4 \times 2$ network 97
5.1	Programming memristor device by applying a $0.8 \text{ V}$ square pulse with dif-
	ferent pulse widths
5.2	The schematic of CVNS adder circuit and configuration table for the switches.
	(a) Configuration table. (b) MCVNS adder
5.3	Different MCVNS adder configurations equivalent circuits. (a) Addition
	configuration. (b) Modulo configuration. (c) Modulo circuit for analysis.
	(d) Mapping circuit
5.4	The voltage over the OUT device. (a) The voltage of the output device in
	$[2R_{\rm LRS}, R_{\rm HRS}]$ interval for addition configuration. (b) The voltage of the
	output device in $(R_{\rm HRS}, 2R_{\rm HRS}]$ interval for modulo configuration. Also,
	the resistance value for mapping is displayed

5.5	The simulation results for functionality of MCVNS adder and its relative
	error. (a) Two addition operations with the MCVNS adder for radix-10 dig-
	its. The circuit configured to addition configuration and behavior of state
	variable $w$ is depicted for these additions. (b) Addition in modulo mode.
	The dotted and solid lines show the cases with programmed resistance with
	mapping circuit and theoretically extracted ideal resistance. (c) Relative
	error for modulo configuration
6.1	(a) Memristor-based crossbar structure. (b) Ideal VCM memristor $I$ -V
	curve with different voltages for memristor switching between LRS and
	HRS
6.2	(a) IMPLY truth table. (b) Schematic of memristor-based IMPLY logic gate. 117
6.3	(a) SET time behavior by sweeping voltage and $n_{\rm i}.$ (b) RESET time behav-
	ior by sweeping voltage and $n_i$
6.4	(a) FA design for 4:2 compressor. (b) XOR/MUX design
6.5	(a) FA design for 4:2 compressor. (b) XOR/MUX design
6.6	(a) FA design for 4:2 compressor. (b) XOR/MUX design
7.1	The schematic of logic circuits. (a) NOR gate. (b) NAND gate
7.2	The Schematic of the proposed logic gates. (a) OR gate. (b)AND gate. (c)
	NOT gate. (d) COPY circuit
7.3	The proposed architecture. (a) Block diagram of the proposed architecture.
	(b) Mirrored memristive crossbar architecture
7.4	The simulation results are for following logic gates: (a) NOR gate. (b) OR
	gate. (c) NOT gate. (d) NAND gate. (e) AND gate. (f) COPY circuit 141
7.5	Multiple fanouts and simulation results for each output
7.6	Implementation of XNOR function over two mirrored crossbar array 145

# List of Tables

2.1	The memristor $i$ - $v$ curve is divided into six regions with different voltage
	domains and limited current mechanisms for a $\pm 2$ V triangular input volt-
	age with 1 Hz frequency
2.2	Accurate memristor model spice code with charge transport mechanism
	analysis. The code is written in HSPICE software
2.3	The relative root mean square errors of various memristor models with the
	experimental data collected for Ag/TiO <sub>2</sub> /ITO memristor as $\pm 2$ V, 1 Hz tri-
	angular wave input voltage applied to the device
3.1	Scaled Hudgkin Huxley neuron parameters
3.2	Memristor device parameters for simulation
4.1	Scaled Morris-Lecar neuron parameters
4.2	Memristor device parameters for simulation
5.1	radix-10 CVNS digits of an arbitrary value $x = 73.421. \dots 101$
5.2	radix-10 CVNS digits for addition two arbitrary value $x = 58.34$ and $y =$
	72.89
5.3	Memristor device parameters for simulation
5.4	Corresponding memristance for radix-10 CVNS digits with $\psi=2$ resolution.109
5.5	Corresponding memristance for radix-10 CVNS digits with $\psi = 2$ resolution.110

6.1	Material implication logic applied voltage sequence for case 1	
6.2	Material implication logic applied voltage sequence for case 1	
6.3	Memristor-based MUX computational steps	
6.4	Memristor logic states for proposed MUX in each step	
6.5	Computations are shown for each step of memristor-based 4:2 compressor	
	operation	
7.1	The operation principles for OR, AND, NOT and COPY circuits for differ-	
7.1	The operation principles for OR, AND, NOT and COPY circuits for differ- ent input combinations	
7.1 7.2	The operation principles for OR, AND, NOT and COPY circuits for differ- ent input combinations	
<ol> <li>7.1</li> <li>7.2</li> <li>7.3</li> </ol>	The operation principles for OR, AND, NOT and COPY circuits for different input combinations. $\dots \dots \dots$	
<ol> <li>7.1</li> <li>7.2</li> <li>7.3</li> <li>7.4</li> </ol>	The operation principles for OR, AND, NOT and COPY circuits for different input combinations. $\dots \dots \dots$	

# List of Abbreviations

ANN	Artificial Neural Network.
CAD	Computer Aided Design.
CBRAM	Conductive Bridge Random Access Memory.
CMOS	Complementary Metal-Oxide-Semiconductor.
CVNS	Continuous Valued Number System.
DRAM	Dynamic Random Access Memory.
FA	Full Adder.
HH	Hudgkin Huxley.
HRS	High Resistance State.
IC	Integrated Circuit.
IF	Integrate and Fire.
IMPLY	Material Implication Logic.
LIF	Leaky Integrate and Fire.
LTP	Long Term Potentiation.
LTD	Long Term Depression.
LRS	Low Resistance State.
MAGIC	Memristor Aided Logic.
MIM	Metal Insulator Metal.
ML	Morris Lecar.
MSIM	Metal Semiconductor Insulator Metal.
MUX	Multiplexer.
NMOS	n-Channel MOSFET.
PCRAM	Phase Change Random Access Memory.
PMOS	p-Channel MOSFET.

RMS	Root Mean Square.
RRAM	Resistive Random Access Memory.
SNN	Spiking Neural Network.
SRAM	Static Random Access Memory.
STDP	Spike Timing Dependent Plasticity.
STT-MRAM	Spin Transfer Torque Random Access Memory.
TEAM	Threshold Adaptive Memristor Model.
TSMC	Taiwan Semiconductor Manufacturing Company.
VCM	Valence Change Mechanism.
VLSI	Very-Large-Scale Integration.
XNOR	Exclusive-NOR.
XOR	Exclusive-OR.

## Chapter 1

## Introduction

EMRISTOR (memory-resistor) is a two-terminal device which attracts significant **L** amount of interest by the researchers recently due to its unique characteristics. Its unique i - v curve shows a device with memory and variable resistance that makes it an interesting element for future computing and memory systems. Its non-volatility, low power and high switching speed promise an alternative solution for conventional high speed Static Random Access Memory (SRAM) and Dynamic Random Access Memory (DRAM). It does not have a leakage power due to its non-volatile behavior, which makes it a suitable candidate for Flash memories. Also, this device can implement logic in addition to its memory features and this can provide an architectural solution for future computing systems. Memristive computing systems can provide logic within the memory in the same platform, which has the potential to change the current Von-Neumann computing paradigm. In addition to these features, memristor devices are believed to be able to mimic biological synaptic behavior and reproduce Long Term Potentiation (LTP) and Long Term Depression (LTD) phenomenon. Utilization of memristive systems have been intensified in neuro-science research by the experts who are in the quest of building brain-like computers. Therefore, with these features memristors can be applied for wide ranges of applications. This introductory chapter reviews the memristor device definition, functionality, modeling,

applications and the thesis outline.

### **1.1 Definition of Memristor**

Until 2008, it was believed that there are only three fundamental passive circuit elements, capacitor (1745), resistor (1827) and inductor (1831). Although by 1960 Widrow [1] proposed the first concept of memory resistor device which was named *Memistor*, the threeterminal device with the ability to control its memristance by the time integral of current passes through the device, this device was not considered as fundamental element in circuit theory. Later in 1971, Leon Chua theorized that the fourth fundamental element named *Memristor* should exist based on the symmetrical relationship between voltage (v), current (i), charge (q) and flux  $(\Phi)$  [2]. As it can be seen in Fig. 1.1, this device would complete the circle where the resistor holds relation between voltage and current (f(v, i) = 0), the inductor holds relation between current and flux ( $f(i, \Phi) = 0$  where  $v = \frac{d\Phi}{dt}$  and  $\Phi = Li$ ), the capacitor holds relation between voltage and charge (f(v,q) = 0) and the memristor holds relation between charge and flux ( $f(q, \Phi) = 0$ ). Chua, based on the mathematical analysis, predicted that a solid-state device (memristor) should exist to make a connection between charge and flux. Later, he developed the idea of memristor to broader class which is called memristive devices and systems while a memristor is only a special case in this family [3]. In 2008, the first physical realization of a memristor device was realized in HP lab by Dr. Strukov [4]. The device structure was composed of a doped titanium dioxide  $(TiO_{2-x})$  thin film which was sandwiched by two platinum (Pt) electrodes. The doping is performed by creating positively charged oxygen vacancies over the length of TiO<sub>2</sub> film by removing the negatively charged oxygen atoms from their position in crystallization stage. By applying an electric field over the device, oxygen vacancies tend to move along the length of the film and it results the alteration in the conductivity of TiO<sub>2</sub> film. Therefore, resistance of the device can be changed based on the time integral of current passes through



Figure 1.1: The fourth missing fundamental circuit elements [4].



Figure 1.2: The TiO<sub>2</sub>-based device and its doping profile behavior is displayed.

the device [4]. Also, the oxygen vacancies will remain in their position as the electric field is removed from the device which shows non-volatility behavior of it. The TiO<sub>2</sub>-based device is presented in Fig. 1.2. In 2009, Di Ventra extended the definition of memristor and memristive systems to capacitor and inductor by defining the terms, *meminductor* and *memcapacitor* which are history dependent elements [5]. Memristor device's *i*-v curve is a hysthersis loop which shows variable resistance between High Resistance State ( $R_{\text{HRS}}$ ) and Low Resistance State ( $R_{\text{LRS}}$ ). The device is in high resistance state when the doping profile is not spread along the film length and the un-doped region covers the whole length of the device. On the other hand, the high resistance state is when the oxygen vacancies are migrated through the length of the device and cover the whole length of the film. The memristor symbol used in this thesis is displayed in Fig. 1.3(a). The polarity of the device is recognized by a thick black bar. As it can be seen in this figure, the resistance of the device decreases when the current goes through the bar side and it is increasing when current enters the device from non-bar side. HP proposed a model [4] for memristor and considers the variable length of the doped region along the device as the internal state variable (w). The device is in high resistance state when w = 0 and it is in low resistance state when w = L (L is the total length of thin film). Memristor device characteristic can be defined by the following equations:

$$i = g(w, v) \cdot v, \tag{1.1}$$

$$\frac{dw}{dt} = f_v(w, v). \tag{1.2}$$

These equations refer to the voltage-controlled memristor devices. i and v are the current and voltage over the memristor device, respectively. Parameters w is the internal state variable of the device and based on the HP model, it is in the domain of  $0 \le w \le L$ . Also, function  $g(\cdot)$  is the memristor's conductance which is named *memductance*. Current-controlled memristor devices characteristics can be defined by,

$$v = R(w, i) \cdot i, \tag{1.3}$$

$$\frac{dw}{dt} = f_i(w, i). \tag{1.4}$$

Function  $R(\cdot)$  refers to the resistance of the memristor which is named *memristance*. Memristor is any two terminal black box that follows these equations and have hystheresis *i*-*v* curve which alters in shape by changing the excitation frequency over the device. Hystheresis loop of the device is displayed in Fig. 1.3(b) for lower frequencies. Also, it is



Figure 1.3: (a) The memristor symbol and its behavior toward different current directions enter the device. (b) Hystheresis loop in low frequencies. (c) The frequency behavior of i-v curve of the device.

shown that by increasing the excitation frequency the hystheresis loop begins to shrink and it becomes a single line as the frequency goes beyond specific threshold ( $f_{\rm th}$ ). Memristor's *i-v* curve behavior by altering frequency is displayed in Fig. 1.3(c). This speed limit feature can be applied in READ operation of the memristor devices to avoid unwanted state changes in the device.

### **1.2 Memristor Modeling**

Since 2008 due to exciting discovery of memristor device, significant amount of research has been devoted in the search for novel materials and structures to manufacture these non-volatile devices [6–13]. Also, there is a vital need to a reliable models which can reproduce

the behavior of the device for simulation and development of memristive circuits and systems. In addition to acceptable accuracy and computational efficiency, the proposed model should be compatible with commonly accepted design modeling packages like SPICE. Following the recent advancements in the memristor and memristive systems and applications, several models have been developed for implementation in SPICE-like simulators for designing and simulating the future analog and digital systems based on memristor [14–30]. The very first efforts for modeling memristor [4] presented a linear ion drift model of memristor which is a physical model derived from mathematical equation of HP 2008 fabricated memristor. HP memristor was consisted of TiO2 thin film sandwiched between two platinum electrodes. Deficiency in oxygen atoms in one side of  ${\rm TiO}_2$  makes a doped region of the film  $(TiO_{2-x})$ . This kind of doping makes two regions with different resistance in series (doped region: low resistance, undoped region: high resistance). Since the oxygen vacancies have low mobility by removing the bias over the titanium oxide film they have the tendency to remain at their current place. Memristors saving information capability by means of its resistance makes it a non-volatile memory. Effective resistance of the thin film is related to the boundary position of the regions. The boundary position between the doped and un-doped regions is proportional to the place of the dopants which is determined through dopants velocity. Position of the boundary region can be determined through its velocity  $(v_{\rm D})$ .

$$v_{\rm D} = \lim_{\Delta t \to 0} \frac{\Delta w}{\Delta t} = \frac{dw}{dt}$$
(1.5)

Linear form of the velocity of dopants  $(v_D)$  equation is the reason for calling this model, linear boundary drift model. It is determined by,

$$v_{\rm D} = \frac{\eta \mu_{\rm D} R_{\rm LRS}}{L} \cdot i(t) \tag{1.6}$$



Figure 1.4: The linear ion drift model equivalent circuit for TiO<sub>2</sub>-based device.

where L is the length of the film,  $\eta$  shows the memristors polarity and  $\mu_D$  indicates the mobility of dopants and as mentioned before, the memristor is considered as two series resistors which have high and low resistances. The doped region has low resistance ( $R_{LRS}$ ) while the undoped region shows high resistance ( $R_{HRS}$ ). Boundary region is moved along the TiO<sub>2</sub> film. Therefore, the memristance for a TiO<sub>2</sub> memristor with boundary position of w less than its films thickness L can be determined through:

$$R_{\rm w} = R_{\rm LRS} \frac{w}{L} + R_{\rm HRS} \left(1 - \frac{w}{L}\right). \tag{1.7}$$

Schematic illustration of the linear boundary drift model for  $Ag/TiO_2/ITO$  memristor is depicted in Fig. 1.4. Consequently, the *i*-*v* relationship is determined by,

$$i(t) = \frac{v(t)}{R_{init} \left(\sqrt{1 - \frac{2\eta\mu_D R_{\text{LRS}} \Delta R\phi(t)}{D^2 R_{init}^2}}\right)}.$$
(1.8)

where the parameters  $R_{\text{init}}$  and  $\Delta R$  are given by,

$$\Delta R = R_{\rm HRS} - R_{\rm LRS} \tag{1.9}$$

$$R_{\text{init}} = R_{\text{LRS}} \frac{w_0}{L} + R_{\text{HRS}} \left(1 - \frac{w_0}{L}\right).$$
(1.10)



Figure 1.5: The behavior of window function 1 and 2 which are defined in [19] and [18] are considered for two different p values. (a) The p = 1 is set for the window function 1 and 2. (b) The p = 7 is set for the window function 1 and 2.

Position of the boundary region varies along the length of  $\text{TiO}_2$  film. In linear ion drift model, Eqn. 1.6 shows that the velocity along the whole film thickness has linear behavior, while the maximum pace of the dopants occurs at the middle point of the film. Due to the non-linear characteristic of the dopants movement, different window functions  $(f(\cdot))$  were proposed to insert non-linearity into velocity,

$$v_{\rm D} = \frac{\eta \mu_{\rm D} R_{\rm LRS}}{L} \cdot \times f(w) \times i(t) \tag{1.11}$$

For the purpose of decreasing the dopants velocity at the edge of the film and having the maximum speed at the middle in [19], the non-linear phenomenon takes into account.

$$f_w = 1 - \left(\frac{2w}{L} - 1\right)^{2p}$$
(1.12)

where, p has a positive value. Power of the above equation adjusts non-linearity in the velocity of dopants. By increasing p, the linearity rate is soared and this is demonstrated in Fig. 1.5. The above window function has some problems for incorporating with memristors
model. After setting memristor to its terminal states  $R_{LRS}$  or  $R_{HRS}$  where window function 1 has zero value [19], changing its state to another value becomes impossible [17]. The second problem with using this window function is, its weakness for showing the asymmetric switching behavior. It uses the same behavior pattern for both zero to one and one to zero transitions ,which may not be the case based on experimental results for ON and OFF switching [20]. While these mentioned obstacles do not satisfy with window function in Eqn. 1.12, the following function was proposed which meets the above requirements [18],

$$f_w = 1 - \left(\frac{w}{L} - \operatorname{stp}(-i)\right)^{2p}$$
 (1.13)

In the above equation, i is the memristors current. The maximum value of this window function is limited to one and cannot be adjusted to the values less or more than one. Therefore, in this window function the scale factor has been added for the purpose of having adjustable maximum value for the state variable [23],

$$f_w = j \left( 1 - \left( \left( \frac{w}{L} - 1 \right)^2 - 0.75 \right)^p \right)$$
(1.14)

where j is scale factor. It controls the maximum value of the window function. This window function [23] as is depicted in Fig. 1.6, has different maximums which are lower or upper than one. In addition, the hyperbolic sine behavior has been noticed between the changing rate of the differential conductance and the applied voltage at low electric field relative to the tunneling barrier width [31]. While those window functions satisfy the boundary problems the linear ion drift model cannot fully reproduce the non-linear behavior of the device. Additionally, the common problem in former models is that there was no threshold consideration. To fulfill these issues, in [23] the following equations are



Figure 1.6: The window function 3 [23] can adjust its amplitude through the scale factor j. (a) Three figures of window function 3 [23] with the same p = 1, and three different scale factor values (j = 0.75, j = 1, j = 1.5). (b) Three figures of window function 3 with the same p = 7, and three different scale factor values (j = 0.75, j = 1, j = 1.5).

presented,

$$\frac{dw}{dt} = a \times f(w) \times g(v) \tag{1.15}$$

$$i(t) = w(t)^n \beta \sinh(\alpha v(t)) + \chi \left(\exp(\gamma v(t)) - 1\right).$$
(1.16)

where  $g(v) = v(t)^m$  and m is an odd integer. Also, a is a constant parameter. The velocity equation shows nonlinear relation to voltage. The differential parameters are  $\alpha$ ,  $\beta$ ,  $\gamma$  and  $\chi$  which can be determined through experimental data. In the above equation, n is a parameter which demonstrates the impact of the state variable over the memristor's current. w parameter is the normalized state variable which has a value between 0 and 1. This state variable is approximately equal to one in ON state. When the memristor has the lowest memristance the second expression,  $\chi(\exp(\gamma v(t)) - 1)$ , has a negligible value in comparison with the first part,  $\beta \sinh(\alpha v(t))$ , which defines the tunneling phenomenon. When the opposite state occurs the dominant value is the second expression which behaves like an



Figure 1.7: (a) It depicts  $Ag/TiO_2/ITO$  memristors linear ion drift model hysteresis plot with an input voltage source by 2 V triangular wave with 1 Hz frequency in comparison with the memristors measured experimental data [20].(b) This shows linear ion drift model of  $Ag/TiO_2/ITO$  memristor by proposing window function 3.

ideal diode. Another model can be defined by [32],

$$\begin{cases} A \operatorname{sign}(v(m) \left( \exp(\frac{|v_M|}{v_0} - \exp(\frac{v_{TH}}{v_0}) |v_M| > v_{TH} \right) \\ 0 & \text{otherwise} \end{cases}$$
(1.17)

where  $v_{\text{TH}}$  and  $v_{\text{M}}$  are the threshold and the applied voltage, respectively. This equation consists of signum function, and  $v_0$  may depend on the velocity of dopant or be independent. In the high resistance state of memristor the velocity of the dopants is assumed 0 which is an ideal value as the applied voltage is less than the threshold voltage. The Ag/TiO<sub>2</sub>/ITO memristors nonlinear model is shown in Fig. 1.8 in comparison with the real measured data in laboratory. In the non-linear ion drift modeling of memristor like the linear ion drift modeling, the memristor doped and undoped region considered as two series resistor. In [14], a new assumption of memristor for modeling is presented. In this model, memristor is considered as a resistor in series with an electron tunnel barrier. As it is shown in Fig. 1.9, the state variable x is the Simmons tunnel barrier width. So the dopants drift



Figure 1.8: This shows nonlinear ion drift model of Ag/TiO2/ITO memristor by proposing window function 1 and 3.

velocity can be determined by [14],

$$\frac{dx}{dt} = \begin{cases} c_{off} \sinh\left(\frac{i}{i_{off}} \exp\left(-\exp\left(\frac{x-a_{off}}{w_c} - \frac{|i|}{b}\right) - \frac{x}{w_c}\right) & i > 0\\ c_{on} \sinh\left(\frac{i}{i_{on}} \exp\left(-\exp\left(\frac{x-a_{on}}{w_c} - \frac{|i|}{b}\right) - \frac{x}{w_c}\right) & i < 0 \end{cases}$$
(1.18)

Fitting parameters are  $c_{off}$ ,  $c_{on}$ ,  $a_{off}$ ,  $a_{on}$ ,  $i_{off}$ ,  $i_{on}$ ,  $w_c$  and b.  $c_{off}$ ,  $c_{on}$  adjust the magnitude of x derivative change while  $c_{on}$  is larger about an order of magnitude than  $c_{off}$ . Since this model provides a programming threshold,  $i_{off}$  and  $i_{on}$  are the quantities for limiting the threshold current. Changing in state variable derivative is desired for higher current than the threshold current. The  $a_{off}$  and  $a_{on}$  defines the upper and lower bound interval for state variable x. Therefore, the  $x-a_{off}$  and  $(x-a_{on})$  are negative quantities. Subsequently, since the exponential function is used in this equation and the negative value of its variable, a small value is allocated to the derivative of the state variable x. This equation demonstrates the different ON and OFF switching pace which fits the experimental results as well. The current voltage relationship in this model defined as follow [14],

$$v_q = v - i(t)R_s,\tag{1.19}$$

where  $v_g$  is the voltage of un-doped region and v is the internal voltage on the memristor which is differed from the applied voltage on memristor. A SPICE model of simmons tunneling barrier model is proposed in [15]. Although it has complexity and high computational time, it brings the highest accuracy in comparison with the other models. This model is shown in Fig. 1.9, for Ag/TiO<sub>2</sub>/ITO memristor in comparison with the experimental data. The other good model is [33] which is based on a piece wise modeling approach which is the subtle function of the rate of change in memristance. In [33], the window function is eliminated whereas the g(.) function is imposed the tunneling phenomenon and asymmetric switching behavior to the model,

$$\frac{dx}{dt} = v_x g(v, \rho(w), \phi_0), \qquad (1.20)$$

where  $v_x$  is a constant which is determined switching pace in x normalized distance (0,1) based on experimental data and  $\phi_0$  is the equilibrium barrier height.  $\rho_w$  is the shape factor parameter which has a linear dependent to the tunneling junction width. This makes a high non-linearity in one boundary of memristor and low non-linearity at opposite side which results dinormalization of the function. The voltage current relationship which is the modification of the i - v relation [33],

$$i(t) = w^n \sinh(v_M \vartheta) + \chi \left(\exp(\gamma v_M) - 1\right), \qquad (1.21)$$

where w and  $\vartheta$  are fitting parameters for defining ON state of the device.  $\chi$  and  $\gamma$  are the fitting parameters for characterizing OFF state as well [34]. The non-linearity is inserted

through the first term of this equation. Parameter n is defined the rate of non-linearity between the drift velocity of dopants and the ON switching current. The higher value parameter n has the non-linearity rate is increased. Like the model in [15], this model is showed acceptable accuracy and a good adaptation with tunneling phenomena. A more simplified model [21] with acceptable accuracy in comparison with its former peers was presented later. In addition of its generality in comparison with Simmons tunneling barrier model, it uses simpler mathematical functions to achieve the same physical memristive behavior. Since this model is using polynomial dependence rather than exponential one which was used in Simmons tunneling barrier model, the TEAM model is becoming more computationally efficient. The TEAM models derivative state variable is,

$$\frac{dx}{dt} = \begin{cases} k_{off} \left(\frac{i(t)}{i_{off}} - 1\right)^{\alpha_{off}} \cdot f_{off}(x) & 0 < i_{off} < i \\ 0 & i_{on} < i < i_{off} \\ k_{on} \left(\frac{i(t)}{i_{on}} - 1\right)^{\alpha_{on}} \cdot f_{on}(x) & i < i_{on} < 0 \end{cases}$$
(1.22)

The  $i_{on}$  and  $i_{off}$  are the current thresholds and  $k_{off}$ ,  $k_{on}$ ,  $\alpha_{off}$  and  $\alpha_{on}$  are constants. The effective electric tunnel width which is considered as an internal state variable is represented by x. The window functions are  $f_{on}$  and  $f_{off}$  which limit the internal state variable to  $[x_{on}, x_{off}]$  interval. Like Simmons tunnel barrier asymmetric behavior,  $f_{on}$  and  $f_{off}$  may have different values. This model shows an acceptable accuracy but lower than Simmons tunneling barrier model. In Fig. 1.9, the Ag/TiO<sub>2</sub>/ITO memristors experimental data has compared with the TEAM models simulation data. Later on, a voltage-based model is also presented with the same method [27]. Beside the mentioned predictive models in the literature, model in [26] was proposed based on fitting to an experimentally measured i - v curve from a fabricated memristive device. The compact model [26] based on experimental observations were developed to account for irregular i - v characteristics. In this work, a simple compact model that describes behavior of chalcogenide based memristor devices



Figure 1.9: (a) It depicts  $Ag/TiO_2/ITO$  memristors simmons tunnel barrier model which has the highest accuracy in comparison with the other predictive models. (b) It depicts  $Ag/TiO_2/ITO$  memristors TEAM barrier model.

is presented. Although this model has demonstrated better accuracy in comparison with the predictive models, it does not present a comprehensive template for modeling various memristive devices and it also needs mathematical computations to find the model parameters for every memristive device. One of the other model is presented in [24], is known as generalized memristive device model. In this work, by utilizing several mathematical functions, behaviors of the memristor devices are simulated based on their physical properties. Although the model in [24] is a general model which is simple and it can be used in large-scale computations, it cannot reproduce the non-linear device behavior in high resistance state. Also, this model in not fully established based on the physical charge transport mechanism of the memristor devices. The simulation of generalized model is displayed in Fig. 1.10

# **1.3 Memristor Crossbar**

One of the most promising structure developed by memristor devices is crossbar architecture [35]. This structure is highly scalable and it can be used for future ultra-dense memory



Figure 1.10: This plot displays how the generalized memristor model [24] is able to match the Ag/TiO<sub>2</sub>/ITO-based memristor data.

systems. As it can be seen in Fig. 1.11, a memristor crossbar is a connected structure that comprises of a matrix of memristors connected with metal wires. Each device is connected to a top horizontal metal wire and a vertical bottom wire. The crossbar structure provides the highest possible integration density of memristor devices within a single layer, in which each memristor uses  $4F^2$  circuit area where F is the minimum feature size.

One of the most important issue in memristor crossbar array is the problem of sneak path currents [36]. This can affect the functionality and performance of the system. As an example in READ operation, due to several alternate current paths in a regular crossbar array an exact value of stored value in cell cannot be READ properly. To avoid these issues, several approaches were proposed by the researchers [37, 38]. These solutions are in device and architectural level. In the device level, a complementary resistive switch (CRS) was proposed with specific i - v characteristic [37]. This device comprised of two series memristor devices with different polarity and it provides high net resistance close to



Figure 1.11: READ operation in memristor crossbar architecture.

high resistance state which considerably reduces the alternate current paths in crossbar.

Beside the device level solution, modification in the architecture of the memristive crossbar systems can provide lower sneak path effect. In [39], an access transistor was added over each memristor device which isolates other unwanted devices and mitigate alternate current paths. This crossbar architecture is called 1T1R architecture and its main drawback is its low density due to the large area needed for access devices. The other architecture is 1TNR [40] architecture which is utilized only one access transistor for all devices in each row. This architecture has higher density in comparison with 1T1R and provides acceptable sneak path current mitigation rate.

The READ operation in crossbar for each device can be done individually. For example, when reading the resistance of memristor  $m_{ij}$  connecting to *i*-th top metal wire and *j*-th bottom metal wire, a sensing voltage v will be applied on *i*-th top wire and all of the other wires are grounded. The current  $c_j$  can be sensed from *j*-th metal wire and resistance of  $m_{ij} = v/c_j$ . The programming (WRITE) procedure in the crossbar is displayed in Fig.



Figure 1.12: WRITE operation in memristor crossbar (a) Write 1. (b) Write 0.

1.12. This method is a two step process. It writes desired values on entire row of selected crossbar array. In the first step for writing logic 1 ( $R_{LRS}$ ) on target devices, a voltage of  $V_W/2$  and GND (0 V) are applied to a selected row and all unwanted rows, respectively. The voltage  $V_W$  is greater than threshold of the device (>  $V_{TH}$ ). Also, the columns on which logic 1 should be connected to  $-V_W/2$  and a voltage  $V_W/2$  is applied to the other columns. The logic 1 will be written over the target devices in this step. In the second step, the selected row is connected to  $-V_W/2$  and the voltage of GND is applied to all unwanted rows. Furthermore, a voltage of  $V_W/2$  and  $-V_W/2$  are applied to the columns which logic 0 should be written on and other columns, respectively. This step will write logic 0 on all target devices in the selected row.

# **1.4 Applications of Memristor**

Due to the unique features of nanoscale memristor devices, these devices attract researchers attention to be applied in wide ranges of applications. Memristor can be utilized in several applications like memory, logic, analog circuits, cryptography, neuromorphic, filter design, computer arithmetic, neuro-fuzzy systems and chaotic circuits. Here, we review memory,

logic and neuromorphic applications to get a better insight about the following chapters of the thesis.

### 1.4.1 Memory

One of the important application of memristor device is memory [41]. The non-volatility, low power, scalability and CMOS compatibility features of memristor device makes it a promising alternative for conventional SRAM and DRAM memories. Several types of memories are fabricated based on the memristive behavior. Spintronic memristor (STT-MRAM) is one of the most promising candidate for future ultra high density and high speed memories [42]. Spintronic memristor alters its resistance by changing the direction of the spin of the electrons. Due to the low memristance ratio ( $R_{\rm HRS}/R_{\rm LRS}$ ) of these devices, an access transistor should be utilized in crossbar array for each individual memristors. This limits the maximum size of array's areal density by the size of access transistor devices.

Phase Change Random Access Memory (PCRAM) is another promising memory technology. In comparison with STT-MRAM and Resistive Random Access Memory (RRAM) it has a longer switching time (50 to 100 ns) and it has the lowest endurance in terms of switching cycles before failure [43]. Therefore, these devices are not considered for SRAM because of their low switching speed and they can be considered as a replacement for DRAM cells. The unipolar switching characteristic [44] in PCRAM makes these devices a good candidate for high density design which limiting the sneak path currents can be provided by using a diode. RRAM [45] is one of the important memory technologies and its functionality is based on the resistive switching. Unlike PCRAM devices which uses heat to change resistance state, the resistance of the RRAM device is changed by applying a voltage across the device. These devices provides high density, low manufacturing costs, high switching speed and relatively acceptable endurance. Conductive Bridge Random Access Memory (CBRAM) [46] is another memory with low current, high resistance ratio but it has a longer write time in comparison with other technologies.



Figure 1.13: Spintronic memristor device schematic. [47].

### 1.4.2 Logic

Memristor is not only a memory but it has the capability to implement logic which makes it a unique device for use in future memory and computing systems [48]. These devices can implement logic within the memory which can be applied for in-memory computing scheme. Unlike Von-Neumann architecture where the memory and processing units are separate and there is a constant need for huge amount of interconnections between these units for constant communication, in-memory computing systems not only requires only one platform to implement logic and memory but also it does not need the interconnections. Thus, logic implementation with memristor has been intensified in research and there are several logic methods [48–50, 50–55] have been designed recently.

Memristor logic implementation methods can be divided based on the digital and analog property of the device. Memristor can be used as analog memory [53, 55] since it can be programmed to different memristance values. This opens a new path to explore analog arithmetic circuits by using the analog memory property of the memristor. Also, logic implementation of memristor can be applied in digital domain and there are several logic methods proposed [48–52]. Digital logic implementation with memristor devices can be categorized into the resistance-based and voltage-based logic methods. In resistance-based logic, the logical state can be determined by the memristance of the output device while in

voltage-based logic method the logical state is determined by the voltage level. Therefore, the resistance-based logic can be applied for in-memory computing scheme while there is no memory feature in voltage-based logic [51, 52]. In the resistance-based logic the logic 0 corresponds to high resistance state and the logic 1 corresponds to low resistance state. There are several resistance-based logic method proposed by memristor devices.

IMPLY logic is one of the famous logic implementation method with memristor [48]. This logic is based on IMPLY function which comprises of two input memristor devices and one resistor. The inputs should be programmed by memristance over the input devices. This logic is a sequential logic and it requires some steps to finish its computation procedure. Two voltage levels are required for this logic ( $V_{\text{COND}}$  and  $V_{\text{SET}}$ ). IMPLY logic is a pure memristive logic and it can be implemented on memristor crossbar. The main drawback for this logic is, its sequential nature which requires several computational steps to implement large-scale computations. Also, the output is written over one of the input devices and this logic is a pure memristive logic. Only one voltage level is required to be applied in this logic. The inputs are the memristance of the input devices. The input and output devices in this technique are separate. In this method, for some input combinations, input devices' states are changed during the logic operation and this results in missing the input for next operation.

Hybrid CMOS/Memristor-based method is another technique to implement logic. MRL [49] is one of hybrid CMOS/memristor approach which is a voltage-based logic. This logic suffers from a signal degradation and therefore CMOS buffer is needed to amplify the output signal level. Also, for creating some logic gates like AND and OR, a CMOS inverter should be added to the output of NAND and NOR MRL gates. In this logic method, memristors are worked only as computational element and do not store any value. In this logic, the inputs are applied as voltage levels to the circuit and the initial memristance of the devices does not affect the logic computation. This logic requires only one computational

step to perform the logic operation.

### 1.4.3 Neuromorphic

Neuromorphic engineering is a field for designing neural architectures and circuits based on biological nervous system. Over the past few years, interest in neuromorphic computing has been increasing significantly [31]. There is a growing need for efficient smaller hardware with powerful data processing capability to implement large scale neural network for recognition, mining, and synthesis applications. The memristor is attracted significant attention as a potential element for building the neural systems. As it can be seen in Fig. 1.14, it has a similar behavior to a real synaptic connections in brain [56]. Since like brain synapses which need only electrochemical pulses to alter their weights, memristors require a voltage pulse for changing its conductivity. Memristor device can mimic a real biological synapse behaviors and can reproduce Spike Time Dependent Plasticity Mechanism (STDP) [57]. STDP consists of two main phenomenon Long Term Potentiation (LTP) and Long Term Depression (LTD) which generate based on timing difference of the pre- and post-synaptic spikes.

## **1.5** Outline of Thesis

This thesis encompasses two main parts **Part I** and **Part II**. **Part I** is related to the memristor device modeling and **Part II** is focusing on memristive computing circuits and applications. **Part II** is divided into different computing schemes (neuromorphic, analog and digital). This part contains five independent chapters. A background about memristor definition, its applications and a brief review of the selected previous models are presented in Chapter 1 (introduction). The modeling and its analysis is presented in Chapter 2. The neuromorphic computing task with memristor is studied in Chapter 3 and 4. Also, an analog domain application is presented in Chapter 5. Chapter 6 presents a development over



Figure 1.14: Memristor versus biological synapse [58].

existing memristive digital logic (IMPLY logic). In Chapter 7, a novel memristive logic is presented along with its novel architecture, summary, conclusion and future works are presented in Chapter 8.

- Introduction, in Chapter 1, the background information and memristor definition and its functionality is presented. Also, the memristor crossbar architecture is explained along with READ and WRITE operation methods within the crossbar on each device. In the next section, some relevant previous models, window functions and the modeling evolution are discussed. Then, the significant potential applications of memristor are explained (memory, logic and neuromorphic).
- **Part I- Modeling,** in Chapter 2, an accurate model for nanoionic memristive device is presented. The proposed model is based on the charge transport mechanisms in memristor devices. The main charge transport mechanism in metal-insulator-metal

structures are discussed. A physic-based model is presented based on charge transport mechanisms existed in schottky barrier region. Also, a SPICE code is developed for the proposed model and it is tested for various devices to ensure its functionality.

• Part II- Memristive Computing, This part is comprised of 5 chapters. In Chapter 3 and 4, pattern classification tasks are performed by a memristive bio-inspired Spiking Neural Network (SNN). In Chapter 5, an analog memristive adder is presented with a Continuous Value Number System (CVNS). This adder is designed based on the analog property of memristor devices. In Chapter 6, a 4:2 compressor circuit is designed with IMPLY logic and this implementation is completely optimized. In Chapter 7, a novel memristive logic paradigm is presented and a mirrored crossbar architecture has been developed to implement this novel logic. Different logic gates are also designed and tested with the proposed logic scheme. Also, the mirrored architecture has been tested by Cadence simulation for a larger combinational logic function.

### **1.6 Summary of Contributions**

This thesis consists of several contributions which are defined briefly in this section.

Memristor modeling is an important topic in memristive systems research due to the growing need of circuit designers for an accurate and reliable model which is capable of reproducing the behavior of a real device. For this purpose a review of the memristor models is presented in **Chapter 1** and different models were analyzed. In **Chapter 2**, a physic-based accurate model is presented based on the charge transport mechanisms in schottky barrier region of the memristor devices. This is one of the novel contributions in this thesis. The proposed model was tested in Matlab to prove its functionality and it showed an acceptable error in comparison with experimental data extracted from a real fabricated device (Ag/TiO<sub>2</sub>/ITO). Also, a SPICE code is developed based on the equivalent

circuit model of the proposed memristor model. The functionality of the SPICE code is tested by simulating four different devices. Also, based on the error analysis the proposed model showed the most accurate behavior toward experimental data in comparison with its previous relevant peers.

Implementing a bio-inspired system that functions based on the brain's learning mechanisms attracts so much attention in recent years. Memristor device mimics the behavior of real synaptic connections in the mammalian brain and its nanoscale feature makes it a promising candidate for ultra dense neuro-inspired integrated chips. In **Chapter 3**, the memristive implementation of a noble prize winner Hudgkin-Huxley (HH) neuron model is discussed and a bio-inspired spiking neural network based on memristor synapses and HH neurons is presented. The STDP learning mechanism is successfully implemented with this network. Some pattern classification tasks are done with this network by an unsupervised learning scheme.

In **Chapter 4**, a memristive implementation of Morris-Lecar (ML) neuron model is defined. Then, a biological spiking neural network is implemented using the defined ML neurons and memristor synapses. The STDP learning mechanism is successfully tested with the proposed network. Also, pattern classification tasks are performed by applying different patterns as the input to the network and the results proved the functionality of the design.

Multi-state memory would allow an increased information storage on a single element. Then, output of arithmetic operations on these multiple states could be stored directly in memory itself and this will results in omitting the data transfer between computing unit and memory which is the bottleneck of the current digital computers. Memristor has the analog memory feature and it can be programmed to different levels. In **Chapter 5**, a novel analog adder is designed with memristor devices based on a recently proposed continuous value number system. A programmer circuit is designed to map part of the adder circuit to provide modulo operation. Also, CVNS scheme is interpreted for memristive systems and it has been shown that the environment resolution is dependent on memristance ratio of memristor devices. The functionality of the proposed adder is tested for different numbers.

Memristor as an emerging history dependent nanoscaled element will play an important role in future nanoelectronic computing technologies. Some pure and hybrid memristorbased implementation techniques have been proposed in recent years. Material implication logic is one of the significant areas for memristor-based logic implementation. In **Chapter 6**, a memristor-based 4:2 compressor cell is implemented based on IMPLY logic. 4:2 compressor cells are commonly utilized in high performance arithmetic systems and they are basic blocks in multipliers architecture. Two XOR/MUX and full adder-based representation of 4:2 compressors are implemented by using the IMPLY logic gates. The proposed parallel design showed good speed performance with considerably less area than conventional CMOS designs.

**Chapter 7** presents another novel contribution of this thesis where a new memristorbased logic is presented. This logic needs only one computational step and it is a resistancebased logic. This logic can be applied for in-memory computing systems. This logic has the capability to provide multiple fanins and fanouts. AND, OR, NAND, NOR, NOT and COPY logic gates are designed with this logic and CADENCE simulation have been carried out to ensure their functionality. A mirrored crossbar architecture is developed to implement the proposed logic. This architecture reduces alternate current paths since during the logic whole operation time one plane of the crossbars is isolated by switches.

# References

- [1] B. Widrow, et al., Adaptive" adaline" Neuron Using Chemical" memistors."., 1960.
- [2] L. O. Chua, Memristor the missing circuit element, IEEE Trans Circuit Theory CT-18 (5) (1971) 507–519.
- [3] L. O. Chua, S. M. Kang, Memristive devices and systems, Proceedings of the IEEE 64 (2) (1976) 209–223.
- [4] D. B. Strukov, G. S. Snider, D. R. Stewart, R. S. Williams, The missing memristor found, Nature 453 (7191) (2008) 80–3. doi:10.1038/nature06932.
- [5] M. Di Ventra, Y. V. Pershin, L. O. Chua, Putting memory into circuit elements: memristors, memcapacitors, and meminductors [point of view], Proceedings of the IEEE 97 (8) (2009) 1371–1372.
- [6] R. Waser, R. Dittmann, G. Staikov, K. Szot, Redox-based resistive switching memories–nanoionic mechanisms, prospects, and challenges, Advanced materials 21 (25-26) (2009) 2632–2663.
- [7] A. Emboras, I. Goykhman, B. Desiatov, N. Mazurski, L. Stern, J. Shappir, U. Levy, Nanoscale plasmonic memristor with optical readout functionality, Nano Letters 13 (12) (2013) 6151–6155. doi:10.1021/nl403486x.
- [8] N. Gergel-Hackett, B. Hamadani, B. Dunlap, J. Suehle, C. Richter, C. Hacker, D. Gundlach, A flexible solution-processed memristor, IEEE Electron Device Letters 30 (7) (2009) 706–708. doi:10.1109/LED.2009.2021418.
- [9] L. Goux, J. G. Lisoni, M. Jurczak, D. J. Wouters, L. Courtade, C. Muller, Coexistence of the bipolar and unipolar resistive-switching modes in NiO cells made by thermal oxidation of Ni layers, Journal of Applied Physics 107 (2). doi:10.1063/1.3275426.
- [10] M. K. Lee, J. J. Huang, T. S. Wu, Electrical characteristics improvement of oxygenannealed MOCVD-TiO<sub>2</sub> films, Semiconductor Science and Technology 20 (6) (2005) 519–523. doi:10.1088/0268-1242/20/6/007.

- [11] A. S. Oblea, A. Timilsina, D. Moore, K. A. Campbell, Silver chalcogenide based memristor devices, in: 6th IEEE World Congress on Computational Intelligence, WCCI - International Joint Conference on Neural Networks, IJCNN, 2010. doi:10.1109/IJCNN.2010.5596775.
- [12] T. Prodromakis, K. Michelakis, C. Toumazou, Fabrication and electrical characteristics of memristors with  $TiO_2/TiO_{2+x}$  active layers, in: IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems, ISCAS, 2010, pp. 1520–1522. doi:10.1109/ISCAS.2010.5537379.
- [13] H. Nili, S. Walia, A. E. Kandjani, R. Ramanathan, P. Gutruf, T. Ahmed, S. Balendhran, V. Bansal, D. B. Strukov, O. Kavehei, et al., Donor-induced performance tuning of amorphous srtio3 memristive nanodevices: Multistate resistive switching and mechanical tunability, Advanced Functional Materials.
- [14] M. D. Pickett, D. B. Strukov, J. L. Borghetti, J. J. Yang, G. S. Snider, D. R. Stewart, R. S. Williams, Switching dynamics in titanium dioxide memristive devices, Journal of Applied Physics 106 (7). doi:10.1063/1.3236506.
- [15] H. Abdalla, M. D. Pickett, SPICE modeling of memristors, in: IEEE International Symposium of Circuits and Systems, ISCAS, 2011, pp. 1832–1835. doi:10.1109/ISCAS.2011.5937942.
- [16] R. Berdan, C. Lim, A. Khiat, C. Papavassiliou, T. Prodromakis, A memristor SPICE model accounting for volatile characteristics of practical ReRAM, IEEE Electron Device Letters 35 (1) (2014) 135–137. doi:10.1109/LED.2013.2291158.
- [17] D. Biolek, Z. Biolek, V. Biolkova, SPICE modeling of memristive, memcapacitative and meminductive systems, in: ECCTD - European Conference on Circuit Theory and Design Conference Program, 2009, pp. 249–252. doi:10.1109/ECCTD.2009.5274934.
- [18] Z. Biolek, D. Biolek, V. Biolkov, SPICE model of memristor with nonlinear dopant drift, Radioengineering 18 (2) (2009) 210–214.
- [19] Y. N. Joglekar, S. J. Wolf, The elusive memristor: Properties of basic electrical circuits, European Journal of Physics 30 (4) (2009) 661–675. doi:10.1088/0143-0807/30/4/001.
- [20] O. Kavehei, K. Cho, S. Lee, S. J. Kim, S. Al-Sarawi, D. Abbott, K. Eshraghian, Fabrication and modeling of Ag/TiO<sub>2</sub>/ITO memristor, in: 54th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS, 2011, pp. 1–4. doi:10.1109/MWSCAS.2011.6026575.

- [21] S. Kvatinsky, E. G. Friedman, A. Kolodny, U. C. Weiser, TEAM: threshold adaptive memristor model, IEEE Transactions on Circuits and Systems I: Regular Papers 60 (1) (2013) 211–221. doi:10.1109/TCSI.2012.2215714.
- [22] Y. V. Pershin, M. Di Ventra, SPICE model of memristive devices with threshold, Radioengineering 22 (2) (2013) 485–489.
- [23] T. Prodromakis, B. P. Peh, C. Papavassiliou, C. Toumazou, A versatile memristor model with nonlinear dopant kinetics, IEEE Transactions on Electron Devices 58 (9) (2011) 3099–3105. doi:10.1109/TED.2011.2158004.
- [24] C. Yakopcic, T. M. Taha, G. Subramanyam, R. E. Pino, Generalized memristive device SPICE model and its application in circuit design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 32 (8) (2013) 1201–1214. doi:10.1109/TCAD.2013.2252057.
- [25] J. Yu, X. Mu, X. Xi, S. Wang, A memristor model with piecewise window function, Radioengineering 22 (4) (2013) 969–974.
- [26] R. Pino, J. Bohl, N. McDonald, B. Wysocki, P. Rozwood, K. Campbell, A. Oblea, A. Timilsina, Compact method for modeling and simulation of memristor devices: Ion conductor chalcogenide-based memristor devices, in: Proc. IEEE/ACM International Symposium of Nanoscale Architectures, Anaheim, CA, 2010, pp. 1–4.
- [27] S. Kvatinsky, M. Ramadan, E. Friedman, A. Kolodny, Vteam: A general model for voltage-controlled memristors, Circuits and Systems II: Express Briefs, IEEE Transactions on 62 (8) (2015) 786–790. doi:10.1109/TCSII.2015.2433536.
- [28] A. Siemon, S. Menzel, A. Marchewka, Y. Nishi, R. Waser, E. Linn, Simulation of taox-based complementary resistive switches by a physics-based memristive model, in: 2014 IEEE International Symposium on Circuits and Systems (ISCAS), 2014, pp. 1420–1423. doi:10.1109/ISCAS.2014.6865411.
- [29] F. O. Hatem, P. W. Ho, T. N. Kumar, H. A. Almurib, Modeling of bipolar resistive switching of a nonlinear mism memristor, Semiconductor Science and Technology 30 (11) (2015) 115009.
- [30] Z. Kolka, D. Biolek, V. Biolkova, Improved model of tio2 memristor, Radioengineering 24 (2) (2015) 378–383.
- [31] R. Kozma, R. Pino, G. Pazienza, Are Memristors the Future of AI? A Review of Recent Progress and Future Perspectives, Cognitive and Neural Systems, Springer, New York, 2012, book section 2.

- [32] O. Kavehei, A. Iqbal, Y. Kim, K. Eshraghian, S. Al-Sarawi, D. Abbott, The fourth element: Characteristics, modelling and electromagnetic theory of the memristor, Proceedings of the Royal Society A: Mathematical, Physical and Engineering Sciences 466 (2120) (2010) 2175–2202.
- [33] K. Eshraghian, O. Kavehei, K. R. Cho, J. M. Chappell, A. Iqbal, S. F. Al-Sarawi, D. Abbott, Memristive device fundamentals and modeling: Applications to circuits and systems simulation, Proceedings of IEEE 100 (6) (2012) 1991–2007.
- [34] J. J. Yang, M. D. Pickett, X. Li, D. A. A. Ohlberg, D. R. Stewart, R. S. Williams, Memristive switching mechanism for metal/oxide/metal nanodevices, Nature Nanotechnology 3 (7) (2008) 429–433. doi:10.1038/nnano.2008.160.
- [35] G. Snider, Computing with hysteretic resistor crossbars, Applied Physics A: Materials Science and Processing 80 (6) (2005) 1165–1172. doi:10.1007/s00339-004-3149-1.
- [36] M. A. Zidan, H. A. H. Fahmy, M. M. Hussain, K. N. Salama, Memristor-based memory: The sneak paths problem and solutions, Microelectronics Journal 44 (2) (2013) 176–183.
- [37] E. Linn, R. Rosezin, C. Kügeler, R. Waser, Complementary resistive switches for passive nanocrossbar memories, Nature materials 9 (5) (2010) 403.
- [38] C. Xu, D. Niu, N. Muralimanohar, R. Balasubramonian, T. Zhang, S. Yu, Y. Xie, Overcoming the challenges of crossbar resistive memory architectures, in: High Performance Computer Architecture (HPCA), 2015 IEEE 21st International Symposium on, IEEE, 2015, pp. 476–488.
- [39] M. Zangeneh, A. Joshi, Design and optimization of nonvolatile multibit 1t1r resistive ram, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 (8) (2014) 1815–1828.
- [40] C.-W. S. Yeh, S. S. Wong, Compact one-transistor-n-rram array architecture for advanced cmos technology, IEEE Journal of Solid-State Circuits 50 (5) (2015) 1299– 1309.
- [41] Y. Ho, G. M. Huang, P. Li, Nonvolatile memristor memory: Device characteristics and design implications, in: IEEE/ACM International Conference on Computer-Aided Design, ICCAD, 2009, pp. 485–490.
- [42] Z. Zeng, P. Khalili Amiri, G. Rowlands, H. Zhao, I. Krivorotov, J.-P. Wang, J. Katine, J. Langer, K. Galatsis, K. Wang, et al., Effect of resistance-area product on spin-transfer switching in mgo-based magnetic tunnel junction memory cells, Applied Physics Letters 98 (7) (2011) 072512.

- [43] M. Zhu, L. Wu, Z. Song, F. Rao, D. Cai, C. Peng, X. Zhou, K. Ren, S. Song, B. Liu, et al., Ti10sb60te30 for phase change memory with high-temperature data retention and rapid crystallization speed, Applied Physics Letters 100 (12) (2012) 122101.
- [44] H.-S. P. Wong, S. Raoux, S. Kim, J. Liang, J. P. Reifenberg, B. Rajendran, M. Asheghi, K. E. Goodson, Phase change memory, Proceedings of the IEEE 98 (12) (2010) 2201–2227.
- [45] R. Waser, R. Dittmann, G. Staikov, K. Szot, Redox-based resistive switching memories-nanoionic mechanisms, prospects, and challenges, Advanced Materials 21 (25-26) (2009) 2632–2663.
- [46] Y. Wang, C. Zhang, H. Yu, W. Zhang, Design of low power 3d hybrid memory by nonvolatile cbram-crossbar with block-level data-retention, in: Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, ACM, 2012, pp. 197–202.
- [47] Y. V. Pershin, M. Di Ventra, Spin memristive systems: Spin memory effects in semiconductor spintronics, Physical Review B 78 (11) (2008) 113309.
- [48] J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, R. S. Williams, Memristive switches enable stateful logic operations via material implication, Nature 464 (7290) (2010) 873–876. doi:10.1038/nature08940.
- [49] S. Kvatinsky, N. Wald, G. Satat, A. Kolodny, U. C. Weiser, E. G. Friedman, MRL - memristor ratioed logic, in: 13th International Workshop on Cellular Nanoscale Networks and their Applications, CNNA, 2012. doi:10.1109/CNNA.2012.6331426.
- [50] J. H. Poikonen, E. Lehtonen, M. Laiho, On synthesis of boolean expressions for memristive devices using sequential implication logic, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31 (7) (2012) 1129–1134. doi:10.1109/TCAD.2012.2187524.
- [51] S. Kvatinsky, D. Belousov, S. Liman, G. Satat, N. Wald, E. G. Friedman, A. Kolodny, U. C. Weiser, Magicmemristor-aided logic, IEEE Transactions on Circuits and Systems II: Express Briefs 61 (11) (2014) 895–899.
- [52] L. Guckert, E. E. Swartzlander, Mad gatesmemristor logic design using driver circuitry, IEEE Transactions on Circuits and Systems II: Express Briefs 64 (2) (2017) 171–175.
- [53] Y. V. Pershin, M. Di Ventra, Practical approach to programmable analog circuits with memristors, IEEE Transactions on Circuits and Systems I: Regular Papers 57 (8) (2010) 1857–1864. doi:10.1109/TCSI.2009.2038539.

- [54] E. Lehtonen, J. H. Poikonen, M. Laiho, Two memristors suffice to compute all boolean functions, Electronics Letters 46 (3) (2010) 230–231. doi:10.1049/el.2010.3407.
- [55] Y. V. Pershin, L. K. Castelano, F. Hartmann, V. Lopez-Richard, M. Di Ventra, A memristive pascaline, IEEE Transactions on Circuits and Systems II: Express Briefs 63 (6) (2016) 558–562.
- [56] S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, W. Lu, Nanoscale memristor device as synapse in neuromorphic systems, Nano Letters 10 (4) (2010) 1297– 1301. doi:10.1021/nl904092h.
- [57] A. Afifi, A. Ayatollahi, F. Raissi, Implementation of biologically plausible spiking neural network models on the memristor crossbar-based CMOS/nano circuits, in: ECCTD - European Conference on Circuit Theory and Design Conference Program, 2009, pp. 563–566. doi:10.1109/ECCTD.2009.5275035.
- [58] G. Adam, Computers inspired by the human brain (2015). URL https://theglobalscientist.com/2015/07/06/ computers-inspired-by-the-human-brain/

# Chapter 2

# Accurate Charge Transport Model for Nanoionic Memristive Devices

M EMRISTORS have the potential to significantly impact the memory market, and have demonstrated the potential for analog computing within a sub-class of neuro-inspired information processing. In order to enable circuit designers to use and test memristor/CMOS hybrid circuits, it is necessary to have an accurate and reliable memristor model. Here, a new memristor model based on Charge Transport Mechanism (CTM) is presented. This chapter analyzes different current mechanisms that exist in Schottky barrier region of memristors: direct tunneling, thermionic emission, and Ohmic currents. The proposed memristor model is based on direct tunneling and Ohmic conduction, and it accounts for physical phenomena within memristive devices. The proposed model is implemented in SPICE and a sub-circuit for the model is provided.

## 2.1 Introduction

The memristor (memory-resistor) was first theorized as the fourth fundamental circuit element by Leon Chua in 1971 [1]. In 2008, Hewlett-Packard laboratories (HP Labs) announced fabrication of a physical memristor device [2]. The resistive switching effects in memristive devices promise an emerging alternative for flash memory, which has limitations in the sub 20 nm range. The Valence Change Memory (VCM) effect is a special type of resistive switching in redox-based devices [3]. VCM memristors offer bipolar switching behavior due to valency change within specific transition oxides like  $TiO_x$ ,  $HfO_x$ ,  $TaO_x$  and  $SrTiO_3$ . Following the recent advancements in the memristor-based applications, several models have been developed for implementation in SPICE-like simulators. These models can be the base for designing and simulating future memristive-based analog and digital systems. Due to either the complexity or inaccuracy of previous models, it is necessary to develop an accurate model that can be used in SPICE-like circuit simulators and closely matches experimental data.

In this chapter, we present a new physics based memristor model that incorporates ionic transport and tunneling mechanisms. The proposed model is based on data extracted from a fabricated memristor with a Ag/TiO<sub>2</sub>/ITO structure [4]. The developed model can be easily utilized as a macro model in SPICE-like circuit simulators such as HSPICE and SPECTRE. The noise aspect of charge/trap hopping and effects of process variation within memristor devices are beyond the scope of the presented work.

The chapter is organized as follows: Section 2.2 defines memristor device functionality. The most important models of memristor devices are discussed in Section 2.3. In Section 2.4 different memristor charge transport mechanisms are discussed. In Section 2.5, the proposed model is presented with its SPICE code. The applicability of the model is tested for various input stimuli with different shapes, amplitudes, and frequencies in this section. In Section 2.6 the behavior of the proposed model is discussed and its accuracy is compared with state of art models. A conclusion of the presented work is provided in Section 2.7.



Figure 2.1: (a) A cross-sectional view of the Ag/TiO<sub>2</sub>/ITO memristor with a fabricated memristor micrograph [4] is illustrated. The Ag and ITO top and bottom electrodes have a 200 nm width each while the thickness of the TiO<sub>2</sub> is about 22 nm. In this case, the doped and un-doped regions have thickness of 20 nm and 2 nm, respectively. The whole structure is placed on top of a glass layer because of the transparent nature of Indium Tin Oxide (ITO) electrodes [4]. (b) The *i*-*v* characteristic of the physical Ag/TiO<sub>2</sub>/ITO memristor device that was obtained using a Keithley 4200-SCS semiconductor parameter analyzer [4]. The proposed circuit and the triangular excitation input voltage are also displayed.

# 2.2 Memristor Device Functionality

The memristor is a special class in a more general family of memristive systems and can be either a voltage-controlled or current-controlled. From this point on, it is assumed that the term memristor refers to the physical memristive device developed for the work in this chapter. The behavior of the *N*th order current-controlled memristor is defined through,

$$V_M(t) = M(u, i, t) i(t)$$
(2.1)

$$\dot{u} = f(u, i, t), \tag{2.2}$$

where u is a vector and it represents N internal state variables. The parameters  $V_M(t)$  and i(t) are the voltage and current across the memristor device, respectively and M is called memristance (memory resistance). The charge-controlled ideal memristor is a particular case of equations (1) and (2), where memristance becomes a function of charge,

$$V_M = M\left(q\left(t\right)\right)i,\tag{2.3}$$

and current is defined by: i = dq/dt. The pinched hysteresis loop in the *i*-*v* characteristic is a unique feature of memristors. It demonstrates the passive nature of these devices as *M* is always positive. By increasing the excitation frequency, the hysteresis loop shrinks, and it will approach a single line as the input frequency approaches infinity. A schematic illustration and *i*-*v* curve of Ag/TiO<sub>2</sub>/ITO memristor [4] are depicted in Fig. 2.1. The initial resistance of the device is 172  $\Omega$ . The memristor-based circuit for simulation is comprised of a serially connected input voltage source with a Ag/TiO<sub>2</sub>/ITO memristor. The common node between the negative side of the voltage source and the undoped terminal of the device is grounded. The input voltage is one period of a 1 Hz triangular wave with a range of -2 V to 2 V.

### 2.3 **Review of Memristor Models**

The first memristor modeling effort [2] considered it to be two resistors in series. In this model, the memristance of device is dependent on the ratio between the thickness of doped region within the dielectric layer and the total dielectric thickness (D). The dopants velocity decreases at the edge of the thin film, and this non-linear effect is modeled using a window-

ing function. A number of efforts to model the non-linearity aspect of these devices using windowing functions have been demonstrated [5], [6], [7], however the accuracy of these models is limited. Subsequently in [8], changing modeling approach and using non-linear functions for simulating memristor device behavior have resulted in a non-linear boundary drift model. The non-linear ion drift model of memristors, like the linear ion drift model, is divided into doped and undoped regions that are represented by two separate series resistors. Due to the non-linear dependency between the derivative of the state variable, the thickness of the doped region along insulator film, and voltage, this model is considered non-linear. However, this modeling approach is unable to accurately model the switching behavior of the device.

In [9], a new assumption for memristor modeling considered memristor as a resistor in series with an electron tunnel barrier. The state variable in this model is Simmons tunnel barrier width [10]. This model provides a programming threshold, so change in the state variable is only occurs for current values higher than the threshold current. Due to the impact of the exponential function, there is no need for defining a window function. A SPICE based model that utilizes the Simmons tunnel barrier was proposed in [11]. Although it is complex and has a high computation time, the model is more accurate when compared to the previous models. In [12], the electron tunnel barrier model [9] is modified to avoid non-convergence, numerical errors, and non-physical solutions during time-domain simulation. Also, two physics-based models have been proposed recently for  $TaO_x$ -based devices [13] [14]. The model in [13] considers  $TaO_x$ -based devices with a circuit model that consists of a Schottky barrier diode in low resistance state, a variable resistor, and a base-layer resistor. In [14], modeling is based on incorporating the tunneling probability factor between the metal layers and the semiconductor layer, and demonstrating its effect on the conduction mechanism.

Another popular model is described in [15] that uses a piecewise modeling approach [16] when determining the rate of change in memristance. In [15] the window function is elim-

inated and another function is implemented to model the tunneling phenomena and asymmetric switching behaviors of the memristor. This causes a high non-linearity in one of the memristance boundaries and a low non-linearity at the opposite side. This model shows a high accuracy and good adaptation of tunneling phenomena like [11].

A more simplified model with lower accuracy, when compared with [17], was presented in [18]. In this model, unlike the other predictive memristor models, the i-v relationship can be adapted according to data from every i-v characteristic of memristor devices based on setting their related threshold voltage. In addition to its generality in comparison with Simmons tunnel barrier model [9], it uses simpler mathematical functions to achieve the same physical memristive behavior. The effective electric tunnel width is an internal state variable in this model. It has two window functions that limit the internal state variable. This model shows an acceptable accuracy, but it is still lower than that of the Simmons tunneling barrier model.

As an alternative the mentioned predictive models in the literature, [19] and [4] are applied to measured data and evaluated by fitting an experimentally measured i-v curve from a fabricated memristor. The compact model [19] based on experimental observations was developed to account for irregular i-v characteristics. In this case a simple compact model that describes the behavior of chalcogenide based memristor devices is presented. Although this model shows better accuracy in comparison with the predictive models, it does not present a comprehensive template for modeling various memristors, and would require additional mathematical computations to find new model parameters for different memristor devices.

One of the latest models presented in [20] is known as the generalized memristor model, which utilizes a set of mathematical functions to model the behavior of several different memristor devices. This model has been used to match the characterization data of 6 different device structures with less than 7 percent relative Root Mean Square (RMS) error [20] and is capable of successfully simulating several thousand memristors within a single cir-

cuit. Other than the model proposed in the following sections, this model was able to match the Ag/TiO<sub>2</sub>/ITO memristor with the least amount of error.

Although this model is accurate for a broad range of memristors, it is not fully established based on the physical charge transport mechanisms present in memristor devices. This model is slightly less accurate when modeling the memristors OFF state in contrast to modeling the ON state. This is because the device i-v characteristic has a curvature present in the OFF state due to more complex charge transport effects. In the following sections we present a SPICE-like physical model that is based on the charge transport mechanisms in memristor devices and we present an accurate physical model of the memristor.

### 2.4 Memristor Charge Transport Mechanisms

Since the memristor is fabricated using a transition oxide  $(TiO_2)$  its special behaviors mainly originate from the conduction properties of titanium dioxide. The transition oxides can also act as semiconductor materials. The doped titanium dioxide thin film of a memristor is divided into two regions. One side of the  $TiO_2$  film which contains oxygen vacancies that shows semiconductor properties, and the other side is behaving as an insulator. Therefore a typical memristor has a Metal-Semiconductor-Insulator-Metal (MSIM) like structure. Unlike typical semiconductor-based devices, the ionized atoms can drift in the direction of the current in transition oxide while an electric field is applied [21] across the memristor. Movement of this mobile ions via the phenomenon of electro-migration causes a change in ion concentration along the film. Subsequently it results in changing the conductivity of the device. Therefore, for assessing the memristors charge transport, analyzing the oxygen vacancy drift is primary. Two metallic contacts at both sides of the doped  $TiO_2$  and undoped  $TiO_2$  region are different from each other. The electrode in contact with the doped  $TiO_2$  region (Ag with  $TiO_{2-x}$ ) is the ohmic contact, and the electrode in connection with undoped region (ITO with  $TiO_2$ ) is considered the Schottky contact [17]. In this



Figure 2.2: The Schottky Barrier Region is demonstrated as one of the main charge transport mechanisms. As it can be seen  $E_C$  and  $E_V$  are energy levels of conduction and valence bands of the insulator region respectively. The parameter  $\zeta$  is the Fermi level. Also  $\Delta \phi_B$  is the difference insulator barrier height before and after the doped region (TiO<sub>2-x</sub>) extension over the insulator film length near the Schottky barrier region. The  $\Delta E_{ac}$ , W,  $\phi_B$  and  $\phi'_B$  are the activation energy required for an electron to leave the valence band, width of the Schottky barrier, the Schottky barrier height, and the maximum barrier height. (a) The TiO<sub>2</sub> near Schottky barrier region is fully undoped and tunneling current is limited. Therefore the dominant transport mechanism is thermionic. (b) The oxygen deficiencies are reaching the Schottky barrier region and the potential barrier is decreased significantly. Thus, the dominant conduction mechanism is becoming tunneling. (c) In this state the number of oxygen deficiencies has reached its maximum value near the Schottky barrier so the main conduction mechanism is ohmic.

structure, the oxygen vacancies drift from the doped region to the undoped zone when the appropriate electric field is applied. The number of oxygen vacancies migrating through the undoped region in the Schottky barrier zone of titanium dioxide film can demonstrate the ionic drift behavior of the memristor device. The quantity of the oxygen vacancies as a rate can be expressed as [22],

$$\frac{dN_{\rm Schottky}}{dt} = \frac{1}{\tau} \left[ -\operatorname{stp}(V)N_{\rm Schottky} + \operatorname{stp}(-V)N_{\rm Rest} \right]$$
(2.4)

 $N_{\text{Schottky}}$  and  $N_{\text{Rest}}$  are the number of mobile oxygen vacancies in the Schottky barrier region and rest of titanium dioxide thin film areas, respectively. The total quantity of oxygen vacancies along the thin film is the sum of  $N_{\text{Schottky}}$  and  $N_{\text{Rest}}$ . The high resistance and low resistance cases occur when  $N_{\text{Schottky}} = 0$  and  $N_{\text{Rest}} = 0$ , respectively.  $\tau$  is the time required for oxygen vacancies to move from one region to another and it can be found using an activation-type expression for the drift velocity as proposed in [23]

$$\tau \approx \frac{L/2}{\nu} \approx \frac{L}{2\mu E_0 \sinh\left(\frac{|E|}{E_0}\right)} \approx \frac{L}{2\mu E_0 \sinh\left(\frac{|V|}{LE_0}\right)}$$
(2.5)

where 
$$E_0 = \frac{2K_BT}{e t_V},$$
 (2.6)

and  $\nu$  is the vacancies drift velocity along the insulator film during the electro-migration.  $K_B$  and L are the Boltzmann constant, and the length of titanium dioxide film, respectively.  $T, e, \mu$  and  $t_V$  are the temperature, the electron charge, the dopant mobility, and the potential period, respectively. The oxygen vacancies are confined by the periodic potential due to all other atoms along the film. The quantity of oxygen vacancies near Schottky barrier region can determined by [22],

$$n_L = N_{\rm Schottky} / (N_{\rm Schottky} + N_{\rm Rest})$$
(2.7)

After analyzing ion migration in memristor the charge transport in Schottky barrier region should be discussed. The charge transport in transition oxides is comprised of three main mechanisms: quantum mechanical tunneling, thermionic emission, and ohmic conduction [24–28]. The previous efforts in modeling the memristor are based on a current equation derived from the Simmons current equation extracted from [10] for MIM structures.

### 2.4.1 Tunneling Current

The main limitation for electron movement is the Schottky barrier, the contact zone between the metallic electrode and the undoped zone of the  $TiO_2$  side along the memristor. When a negative bias is applied across the device, width of the Schottky barrier expands and results in less electrons tunneling through as can be seen from Fig. 2.2. On the other hand, by applying a positive bias the oxygen vacancies will move toward the Schottky barrier side of the  $TiO_2$ . This results in narrowing the width of the Schottky barrier and more carriers movement, therefore the tunneling current density is increased dramatically and it is determined by [10],

$$J_{\text{Tunn}} = \frac{\alpha \, e^{(-\beta)}}{(\gamma K_B T)^2} \frac{\pi \gamma K_B T}{\sin(\pi \gamma K_B T)} \left[ 1 - e^{(-\gamma eV)} \right], \tag{2.8}$$

where  $\alpha$  and  $K_B$  are the Richardson and Boltzmann constants respectively. The  $\beta$  and  $\gamma$  parameters that are a function of V show different behaviors toward forward and negative bias, while the Richardson constant has the same behavior in the different bias conditions. In the forward bias they can be determined by

$$\alpha = \frac{4\pi \, m \, e \, (K_B T)^2}{h^3} \tag{2.9}$$

$$\beta = \frac{\phi_B - eV}{E_M} \tag{2.10}$$

$$\gamma = \frac{1}{2E_M} \ln\left[\frac{4(\phi_B - eV)}{\zeta}\right], \qquad (2.11)$$

where *m* is the effective electron mass.  $\phi_B$  is the barrier height which is the difference between the affinity of the semiconductor and work function of the metal. For the sake of simplicity a constant barrier height is considered in the proposed model calculations.  $\zeta$  is the Fermi level of the semiconductor. The energy  $E_M$  is the material dependent parameter



Figure 2.3: The plot displays the Ag/TiO<sub>2</sub>/ITO memristor's tunneling current in comparison with the thermionic current at different temperatures for a -1.2 V to 1.2 V voltage domain and a  $\pm 2$  V, 1 Hz triangular wave input voltage.

that is inversely related to the width of the Schottky barrier [10] and given by [29]

$$E_M = \frac{E_{0M}}{(1 - a_M n_L)},$$
(2.12)

where  $E_{0M}$  is the value of  $E_M$  at  $n_L = 0$ .  $a_M$  is constant with a value between 0 and 1. The width of the Schottky barrier, W, will change linearly as function of the quantity of oxygen vacancies that have drifted through this region given by

$$W = W_0 (1 - a_M n_L). (2.13)$$

The maximum width of the Schottky barrier is  $W_0$ . The minimum width happens when the quantity of oxygen vacancies is increased to its highest value when  $n_L$  is considered as 1. Therefore the minimum width of the Schottky barrier is  $W_0(1 - a_M)$ .

#### 2.4.2 Thermionic Current

In addition to the tunneling current, the thermionic current is another electron transport mechanism in the Schottky barrier region. Based on Fig. 2.2 this mechanism is more considerable when the doped region is not spread around the Schottky barrier region. Usually in memristor models this mechanism is ignored due to its negligible value in comparison with the tunneling current. The thermionic current density in metal insulator metal structures is determined through [30],

$$J_{\text{Therm}} = A_{th} T^2 e^{\left(\frac{-\phi'_B}{K_B T}\right)} \left[1 - e^{\left(\frac{-eV}{K_B T}\right)}\right]$$
(2.14)

where 
$$A_{th} = \frac{4\pi \, m \, e \, K_B^2}{h^3},$$
 (2.15)

where  $\phi'_B$  is the maximum barrier height and *h* is Planck's constant. Based on Fig. 2.3 this mechanism has a negligible value in comparison with the other mechanisms in Schottky barrier region.

### 2.4.3 Ohmic Current

The charge transport mechanism in the memristor becomes an ohmic process when oxygen vacancies move forward to the Schottky barrier and cover the whole length of the TiO<sub>2</sub> thin film. Therefore the doped and undoped regions will contain oxygen vacancies and both of them will behave as semiconductor materials. The TiO<sub>2-x</sub>/ITO interface is considered an ohmic contact as shown in Fig. 2.2. The ohmic current density can be determined by [31]

$$J_{\text{Ohmic}} = \frac{e \, n(T) \mu_{\nu} \, V}{D} \tag{2.16}$$
where 
$$n(T) \cong \sqrt{\frac{N_D N_C}{2}} e^{\left(-\frac{\Delta E_{ac}}{2K_B T}\right)},$$
 (2.17)

and  $\Delta E_{ac}$  is the activation energy of electrons. n(T) is the temperature dependent charge carrier concentration.  $N_D$  and  $N_C$  are the effective density of states in the valence band and the effective density of states in the conduction band, respectively. The density of states in a semiconductor equals the density per unit volume and energy of the number of solutions to Schrodinger's equation.

#### 2.5 An Accurate SPICE-Based Memristor Model

The idea of this model is based on the electron transport mechanisms in the Schottky barrier region. The current in the memristor may be due to either tunneling, thermionic emission, ohmic contact, or a combination of the three depending on the state and applied voltage in the model. The thermionic current is too small in comparison with the tunneling mechanism. Therefore, to decrease the complexity of the model, thermionic current is ignored due to its negligible effect on improving accuracy. Although in the proposed model thermionic current is not considered, its effect on memristor device behavior can be assessed in future works for a wide temperature spectrum. The movement of oxygen deficiencies and the electron traveling mechanisms should be considered to determine the memristor current. The proposed model is simulated in Fig. 2.4 for the Ag/TiO<sub>2</sub>/ITO memristor fabricated in [4]. As described in Table 5.2, the *i*-v curve has been divided into six regions based on the voltage domain and the memristor's Schottky barrier currents in each region for the Ag/TiO<sub>2</sub>/ITO device. . To implement the dominant memristor current mechanisms for different regions in Table 1, the state variable  $n_L$  is determined by,

$$\frac{dn_L}{dt} = g(V, n_L). \tag{2.18}$$

By substituting (5) into (4) the oxygen vacancy dynamics determined in (4) can be rewritten as [22]

$$g(V, n_L) = \frac{2\mu E_0}{L} \sinh\left(\frac{|V|}{LE_0}\right) \left[-\operatorname{stp}(V)n_L + \operatorname{stp}(-V)(1-n_L)\right],$$

(2.19)

also  $n_L = N_{\rm Schottky}/(N_{\rm Schottky} + N_{\rm Rest})$ . The state variable  $n_L$  describes the quantity of the oxygen vacancies near the Schottky barrier region of the memristor. It is worth noting that the proposed model successfully reproduced the i-v curve of different devices with different excitation voltages. However, the behavior of the Ag/TiO<sub>2</sub>/ITO device has been analyzed and accuracy comparison with other memristor models has been made for the triangular-voltage excitation because of data availability for this type of excitation. The equivalent circuit for the proposed SPICE model is displayed in Fig. 2.5. To implement the derivation presented by (2.19) in SPICE tools, a capacitor Cn with capacitance of 1 F is used. Also, the initial quantity of oxygen deficiencies near the Schottky barrier region, n1, is defined as the initial voltage stored across the capacitor, Cn, VCn(0) = n1. The equivalent circuit for state variable  $n_{\rm L}$  is shown in Fig. 2.5. Therefore, the initial voltage stored in the capacitor of the equivalent circuit is considered as n1. This value shows the initial quantity of oxygen deficiencies in the first moment before applying a voltage across the memristor. The dependent current source Gn is used for extracting (2.19) from the voltage of the node  $n_L$  in Fig. 2.5. Also the mobility of the oxygen deficiencies is defined using two different parameters. The uvp is defined as the mobility of the oxygen deficiencies as the forward bias is applied to memristor. In this case, the vacancies drift toward the ITO electrode. In addition, the uvn is the mobility of the oxygen deficiencies when the memristor is reverse biased. Since the electron mobility in the forward bias is higher than in the reverse bias mode, these two parameters are used for fitting purposes based on the physical prop-



Figure 2.4: This plot displays the Ag/TiO<sub>2</sub>/ITO memristor's CTM model *i*-*v* curve which has the highest accuracy in comparison with the previous works. The memristor *i*-*v* curve is divided into six regions with different voltage domains. The CTM model parameters are the same as parameters applied in Table 2.2. This *i*-*v* curve is for a  $\pm 2$  V, 1 Hz triangular wave input voltage. The bottom right corner inset displayed logarithmic scale *i*-*v* curve for positive voltages.

Table 2.1: The memristor *i*-v curve is divided into six regions with different voltage domains and limited current mechanisms for a  $\pm 2$  V triangular input voltage with 1 Hz frequency.

Region	Voltage Domain	Limited Current Mechanism
1	$-2 \le V < 0$	Tunneling & Thermionic
2	$0 \le V < 1.5$	Tunneling & Thermionic
3	$1.5 \leq V < 2$	Ohmic - Tunneling & Thermionic
4	$0 < V \le 2$	Ohmic
5	$-1.4 < V \le 0$	Ohmic
6	$-2 < V \le -1.4$	Ohmic - Tunneling & Thermionic

erties of the insulator and electrodes of the memristor devices [32]. For memristor current, the Gtunn and Gohmic current sources are used. The switching of the the Tran\_func function is defined based on the logistic function given in [20]. Since the change in state from LRS to HRS (or the inverse case) occurs gradually, the dominant current mechanism is changed with a non-linear behavior. For instance when switching from the LRS to the



Figure 2.5: Memristor SPICE model schematic diagram. The memristor SPICE model has three nodes. Node 1 and 2 represent the positive and negative nodes of the memristor device, The node  $n_L$  is for visualizing the number of oxygen deficiencies near the Schottky barrier region.

HRS, the ohmic current is dominant at first, then the tunneling mechanism gradually starts to dominate. The changing coefficient to model this behavior is applied using a logistic function. The proposed equation is

$$\operatorname{Tran}_{\operatorname{func}} = \frac{1}{1 + e^{(S \operatorname{Dec})}}, \qquad (2.20)$$

where S is the setting parameter to control the state shifting of the device. This parameter can have different values according to the physical properties of the various memristors. The Dec parameter is given by

$$Dec = n_{th} - n_L, \tag{2.21}$$

where  $n_L$  is the quantity of the oxygen deficiencies near the Schottky barrier region at each point in time.  $n_{th}$  is the threshold value for the quantity of oxygen deficiencies near the Schottky barrier region. Since the transition oxides behave like semiconductor materials as the number of the oxygen deficiencies is exceeded, the specific value of this parameter is Table 2.2: Accurate memristor model spice code with charge transport mechanism analysis. The code is written in HSPICE software.

```
.title SPICE Model For Memristor based on CTM
*CTM= Charge Transport Mechanisms
* Connections:
* 2 - Positive Electrode
* 1 - Negative Electrode
* nl - initial state
******
.Subckt Acc_CTM_Mem 2 1 nl
*Constants
.param
 +Area=1e-17
                     * Effective area
+L=22e-09 * Electron weight
+L=22e-09 * Length of insulator film
+m0=9.109e-31 * Electron weight
+h=6.626e-34 * Plank constant(j.s)
+kI=1.38e-23 * Boltzmann constant(j.s)
+K=8.617e-05 * Boltzmann constant(eV.s)
+e=1 * Electron charge (e)
+e=1
+q=1.6e-19
                   * Electron charge (e)
* Electron charge (c)
+pi=3.14
*Physical Parameters
+Tr=300 * Temperature
+uve=0.1e-10 * Electron mobility
+uvo=0.14e-14 * Ion mobilty
+E0=9e07 * E0=2kT/(qal),
* T:Temprature
* q:Electorn charge
* al:Potential period
* E_OM Related to Schottky barrier width at nL=0
+E_0M=1.7
+Eb=3.5
                     * Barrier height
                   * Threshold of nL
* Initial value of node nL
* E is activation energy
+n th=0.8
+n1=0.79
+deltaE=0.11
                    * Density of states in valence band
* Density of states in conduction band
+ND=1e19
+NC=9e19
*Setting Parameters
+aM=0.99
+zeta=0.2
+S=550
+bn=0.27
*Simplifying Parameters
.param uvp='1*uvo'
.param uvn='bn*uvo
.param m = '0.85*m0'
.param m = '0.85*m0'
** A=Area*4*Pi*m*q*(K1*T)**2/(h**3)
.param A = '0.0875el1*Area*4*PT'
.param N = '0.707*sqrt(ND*NC)*Area*exp(-deltaE/(2*K*T))'
.param C1 = 'log((4*Eb-4*e*V(2,1))/Zeta)*
+ (1-aM*V(nL,0))/(2*E_OM)'
.param bl='(Eb-e*V(2,1))*(1-aM*V(nL,0))/E_OM'
.param Tran_func = '1/(1+exp(S*(V(nL,0)-n_th)))'
.param sn='(sgn(V(2,1))+1)/2'
 *****
* nL: Oxygen Deficiency Quantity around Schottky Barrier
.ic nL = n1
Gn 0 nL value='sinh(abs(V(2,1))/(L*E0))*
+ (sn*2*uvp*(E0/L)*(1-V(nL,0))+(1-sn)*2*
+ uvn*(E0/L)*(-V(nL,0)))'
Cn nL 0 1
* Tunneling and Ohmic Currents*
Gtunn 1 2 value = 'Tran_func*A*pi*exp(-b1)*
+ (1-exp(-C1*V(2,1)))/(C1*K*T*sin(pi*C1*K*T))'
Gohmic 1 2 value = '(1-Tran_func) *e*N*(uve/L) *V(2,1)'
.ends Acc_CTM_Mem
```

called  $n_{th}$ . This threshold quantity is different for each of the transition oxide materials. It is also related to the electrode position at both sides of the insulator in the memristor device. Therefore, two different memristors such as the Pt/TiO<sub>2</sub>/Pt device and the Ag/TiO<sub>2</sub>/ITO device, have the same transition oxide but different electrode designs, so the value for  $n_{th}$ will be different in each case.



Figure 2.6: Proposed CTM model simulations in comparison with fabricated devices experimental data. In (a) the proposed CTM model fits the experimental data of the Pt/TiO<sub>2</sub>/Pt memristor [2] and the model parameters are L = 50 nm, T = 300 K,  $n_{\rm th} = 0.9$ ,  $n_1 = 0.83$ ,  $\Delta E_{ac} = 1.48$ ,  $E_b = 3.7$ ,  $E_0 = 2 \times 10^{-7}$ ,  $E_{0M} = 0.49$ ,  $N_D = 3.16 \times 10^{17}$ ,  $N_C = 3.6 \times 10^{17}$ ,  $a_M = 0.2$ ,  $\zeta = 0.2$ ,  $b_n = 0.17$ , S = 450. The input voltage applied to the device is displayed in the sub-window. In (b) the proposed CTM model fits the experimental data of the Pt/Hf/Ti memristor [33] and the model parameters are L = 10 nm, T = 300 K,  $n_{\rm th} = 0.91$ ,  $n_1 = 0.88$ ,  $\Delta E_{ac} = 1.2$ ,  $E_b = 2.5$ ,  $E_0 = 2 \times 10^{-7}$ ,  $E_{0M} = 3.3$ ,  $N_D = 1 \times 10^{18}$ ,  $N_C = 5 \times 10^{17}$ ,  $a_M = 0.03$ ,  $\zeta = 0.1$ ,  $b_n = 0.6$ , S = 100. The input voltage applied to the device is displayed in the sub-window. In (c) the proposed CTM model fits the experimental data of the Sub-window. In (c) the proposed CTM model fits the experimental data of the Sub-window. In (c) the proposed CTM model fits the experimental data of the Sub-window. In (c) the proposed CTM model fits the experimental data of the Sub-window. In (c) the proposed CTM model fits the experimental data of the SrTiO<sub>3</sub> based memristor [34] and the model parameters are L = 500 nm, T = 300 K,  $n_{\rm th} = 0.97$ ,  $n_1 = 0.95$ ,  $\Delta E_{ac} = 1.15$ ,  $E_0 = 1 \times 10^{-6}$ ,  $E_{0M} = 1.2$ ,  $N_D = 7 \times 10^{18}$ ,  $N_C = 5 \times 10^{18}$ ,  $a_M = 0.01$ ,  $\zeta = 0.3$ ,  $b_n = 0.06$ , S = 60. The input voltage applied to the device is displayed in the sub-window.





Figure 2.7: These plots illustrate the fabricated Ag/TiO<sub>2</sub>/ITO memristor's accurate modeling and SPICE simulation. The plot in (a) shows that the *i*-*v* curve demonstrates a close match to the experimental data and (b) the triangular input voltage. The plot in (c) displays the behavior of the  $n_L$  parameter versus time and (d) shows the memristor current. The plot (e) shows the behavior of the  $n_L$  parameter versus voltage. Lastly (f) plot displays the Ag/TiO<sub>2</sub>/ITO memristor model behavior for a  $\pm 1$  V sinusoidal input voltage of different frequencies.

The memristor current is determined through,

$$i_{\text{mem}} = \text{Tran\_func}(n_L)i_{\text{Tunn}}(V) + (1 - \text{Tran\_func}(n_L))i_{\text{Ohmic}}(V).$$
(2.22)

To implement first and second part of (2.22) two corresponding voltage controlled current sources, Gtunn and Gohmic are used. The node  $n_L$  is used to view the quantity of oxygen deficiency near Schottky barrier. The SPICE model code is written for an HSPICE as shown in Table 2.2. It is worth noting that simulator internal limits can affect the simulation results of the model, so careful attention to these limits should be taken into consideration when implementing the model with a specific simulator. If this appears to be an issue with a specific simulator, a lower capacitance value (e.g. 1 mF, 1  $\mu$ F or 1 nF) can be utilized. Subsequently, there is a need to multiply the scaled coefficient (e.g. scaled coefficient for 1 mF is 0.001) with dependent current source Gn in the SPICE code and it does not affect the functionality of the coded models. Also this model can be used for other VCM memristors such as Pt/TiO<sub>2</sub>/Pt device [2], Pt/Hf/Ti memristor [33], or this SrTiO<sub>3</sub>-based device [34] by changing the aforementioned parameter values according to the physical properties of each of these devices. The results for modeling these devices are displayed in Fig. 2.6. In the SPICE code, the parameters are categorized into three groups: constants, physical parameters, and setting parameters. The constants are independent of memristor construction e.g. Boltzmann constant, electron charge, and others. The physical parameters vary for each memristor design, and these parameters can be obtained through the physical properties of each memristor e.g. thickness, mobility and others. The third category is the setting parameters. These parameters should be adjusted based on the experimental data for the fabricated memristors. The setting parameters are bn, S, Zeta and aM and last two parameters definition is given by (11) and (12), respectively. Also bn and S are parameters to control switching speed between the HRS and the LRS. The SPICE simulation for a triangular 2 V input pulse with a frequency of 1 Hz shows the same behavior as the

experimental data for Ag/TiO<sub>2</sub>/ITO memristor. This simulation for a single triangular input pulse is demonstrated in Fig. 2.7. The simulation shows about 0.25 RMS error compared to experimental data. The proposed model also showed an appropriate behavior toward the alteration in frequency as seen in Fig. 2.7(f). By increasing the frequency, the hysteresis loop shrinks. Four sinusoidal shaped  $\pm 1$  V input voltages with different frequencies were applied to the model. When the 200 Hz frequency input voltage is used, the *i*-v curve diminishes to a single-valued curve. Also this model is tested for several input voltages with various amplitudes and shapes. In Fig. 2.8 the proposed SPICE model is simulated for three different input voltage waveforms, sinusoidal, triangular, and pulsed.

## 2.6 Memristor Model With Charge Transport Mechanisms (CTM) Analysis

For analyzing the CTM model, charge transport mechanism for different regions of *i*-v curve in Fig. 2.4 should be assessed. In region 1, the bias voltage imposed on the memristor is negative. As a result, the oxygen deficiencies remain in the TiO<sub>2-x</sub> region. At this point, the length of the undoped region is at its largest value and the voltage barrier is high. The only way for electrons to migrate through the Schottky barrier is by tunneling and thermionic emission. This state is called the High Resistance State (HRS). Although the tunneling distance is high, some electrons can tunnel through the TiO<sub>2</sub> interface and migrate from the ITO electrode to the doped region. Also electrons can go through the barrier by gaining sufficient thermal energy from the ambient and pass the Schottky barrier. The newly arrived electrons start to move through the doped region according to the Poole-Frenkel current mechanism [35]. The oxygen deficiencies behave like traps for the electrons. So the electrons start their short hopping in this region until they reach to the other end of the doped region. Moreover, since Ag/TiO<sub>2-x</sub> is the ohmic contact, these electrons can travel to the Ag electrode by an ohmic mechanism. By increasing the bias





voltage, the induced electric field forces the oxygen deficiencies to migrate further through the undoped region of  $TiO_2$ . Therefore, the width of the voltage barrier in the Schottky region is diminished. This phenomenon results in easier tunneling of the electrons from the ITO electrode through the undoped  $TiO_2$  interface to the doped region of  $TiO_2$ . Subsequently, surpassing the threshold voltage of the device places the memristor in its lowest resistance  $(R_{ON})$ . After reaching +1.5 V, the dopants are gradually spread all over the undoped region. In region 3, the quantity of the oxygen deficiencies near the Schottky barrier region reaches its maximum level and the ohmic contact is going to be shaped between the  $TiO_{2-x}$  and ITO electrode. Therefore, the ohmic current mechanism gradually becomes dominant over tunneling in this region. The memristor's state switches from the HRS to the Low Resistance State (LRS) and the ohmic current mechanism becomes dominant at the end of region 3 by reaching +2 V voltage over the device. In region 4, the voltage is decreased from +2 V to 0 V. In this domain, since the voltage is still positive the oxygen deficiencies are placed near the ITO electrode and remain immobile. Therefore, the whole dielectric length is still doped and ohmic current is the main charge transport mechanism. By entering region 5, the voltage across the memristor becomes negative. Thus, by reversing electric field, the oxygen deficiencies are forced to get back to the left side of the  $TiO_2$  thin film. Shaping a new Schottky barrier is time consuming. Although the oxygen deficiencies commence their movement to the left side of the TiO<sub>2</sub> thin film, the current mechanism remains ohmic until the undoped region is shaped. As the voltage is decreased to -1.4 V, a voltage barrier is going to be created at the Schottky region and the current mechanism is gradually altered to tunneling and thermionic emission. In region 6, the undoped region is shaped progressively. As ohmic current is reduced and the undoped zone is shaped little by little, the majority of the traveling electrons are tending to move from the ITO electrode to the doped region of  $TiO_2$  through tunneling or by passing the barrier by gaining enough thermal energy. As these electrons are enter the  $TiO_{2-x}$  region, the oxygen deficiencies act like the traps for the newly arrived electrons in the doped region. Subsequently, the electrons migrate through the remaining length of the doped  $TiO_2$  through the Poole-Frenkel mechanism. As can be seen in Fig. 2.4, this model shows high accuracy in comparison with the experimental data for the Ag/TiO<sub>2</sub>/ITO memristor fabricated in [4]. To compare simulated and experimental data, relative Root Mean Square (RMS) error is utilized. This error can be determined by,

$$e_{v,i} = \sqrt{\frac{1}{N} \left(\frac{\sum_{n=1}^{N} (v_{s,n} - v_{r,n})^2}{\bar{v}_r^2} + \frac{\sum_{n=1}^{N} (i_{s,n} - i_{r,n})^2}{\bar{i}_r^2}\right)},$$
(2.23)

where  $\bar{v}_r$  and  $\bar{i}_r$  are the mean values of the reference (experimental) data for voltage and current, respectively. Also  $v_s$  and  $i_s$  are the voltage and current extracted from the model simulation data. By comparing the proposed model with the experimental data, a relative RMS error was obtained that is considerably less than that of the other models. The relative RMS errors of some previous models (when modeling the experimental data from the Ag/TiO<sub>2</sub>/ITO memristor) are calculated and presented in Table 2.3. The memristorbased circuit configuration in Fig. 2.4 is utilized to determine the relative RMS errors. The fitting parameters for the Simmons and TEAM models were selected for the best fitting accuracy while considering simulation convergence issues. A detailed study of several previous models' performance and optimization was completed in [36]. The semi-physical model [4] is used to simulate the  $Ag/TiO_2/ITO$  memristor device *i*-v characteristic by simplifying mathematical the equations extracted from the physical assumptions of memristor behavior when only considering tunneling current. Therefore, the memristor behavior in regions 3, 4 and 5 are not simulated accurately. This makes, this model vulnerable to error when simulating memristor device behavior. While the proposed model considered an ohmic current mechanism for those regions of the i-v curve. This results in accurate modeling for all regions based on the charge transport mechanisms in memristor devices. Also, the proposed CTM model shows good behavior when modeling the curvature of the OFF state in the *i*-v curve and it has a slightly smaller RMS error in comparison with the generalized model.

### 2.7 Conclusion

In this chapter, a SPICE-based model that utilizes a charge transport mechanisms of memristor devices is proposed. Various modeling techniques are discussed. The proposed model considers the memristor as a special MIM device that uses transition oxides for its insulator. This memristor model is based on two main current mechanisms in the Schottky barrier region namely: tunneling and ohmic currents. These currents are selected as the dominant currents within the device based on the quantity of oxygen vacancies that exist near the Schottky barrier region. The SPICE code was defined for the proposed model. The applicability of the code was tested with various input voltages with different amplitudes and frequencies. The proposed model shows about 0.25 relative RMS error in comparison with the experimental data when simulated in MATLAB for the fabricated Ag/TiO<sub>2</sub>/ITO memristor. Existing models in the literature were also used to simulate the Ag/TiO<sub>2</sub>/ITO memristor and their accuracies were determined. The proposed model fit other VCM devices as well. Table 2.3: The relative root mean square errors of various memristor models with the experimental data collected for Ag/TiO<sub>2</sub>/ITO memristor as  $\pm 2$  V, 1 Hz triangular wave input voltage applied to the device.

Model	Parameters	RMS error
Linear Ion Drift [2] + Window Function [5]	$D = 22 \text{ mm, } R_{\text{init}} = 172 \ \Omega, R_{ON} = 85 \ \Omega, R_{\text{OFF}} = 1300 \ \Omega, \mu_{\text{v}} = 10^{-14} \ \text{m}^{2}\text{s}^{-1}\text{V}^{-1}, p = 1$	2.53
Linear Ion Drift [2] + Window Function [6]	$D = 22 \text{ nm, } R_{\text{init}} = 172 \ \Omega, R_{ON} = 85 \ \Omega, R_{\text{OFF}} = 1300 \ \Omega, \mu_{\text{v}} = 10^{-14} \text{ m}^2 \text{s}^{-1} \text{V}^{-1}, p = 1$	2.95
Linear Ion Drift [2] + Window Function [7]	$D = 22 \text{ nm, } R_{\text{init}} = 172 \ \Omega, R_{ON} = 85 \ \Omega, R_{\text{OFF}} = 1300 \ \Omega, \mu_{\text{v}} = 10^{-14} \text{ m}^2 \text{s}^{-1} \text{V}^{-1}, p = 1, j = 2$	2.36
Nonlinear Ion Drift [8] + Window Function [5]	$\begin{array}{l} D=22 \text{ nm}, R_{\text{init}}=172 \ \Omega, R_{ON}=85 \ \Omega, R_{\text{OFF}}=1300 \ \Omega, \ \mu_{\text{v}}=10^{-14} \ \mathrm{m}^2\mathrm{s}^{-1}\mathrm{V}^{-1}, \ p=1, \ \vartheta=0.015, \ \beta=0.75, \ y=0.002, \ \chi=0.001, \ n=2 \end{array}$	1.53
Nonlinear Ion Drift [8] + Window Function [6]	$\begin{array}{l} D=22 \text{ nm, } R_{\text{init}}=172 \ \Omega, R_{ON}=85 \ \Omega, R_{\text{OFF}}=1300 \ \Omega, \ \mu_{\text{v}}=10^{-14} \ \mathrm{m}^2\mathrm{s}^{-1}\mathrm{V}^{-1}, \ p=1, \ \vartheta=0.015, \ \beta=0.75, \ y=0.002, \ \chi=0.001, \ n=2 \end{array}$	1.71
Nonlinear Ion Drift [8] + Window Function [7]	$ \begin{array}{l} D = 22 \text{ mm, } R_{\text{init}} = 172 \ \Omega,  R_{ON} = 85 \ \Omega,  R_{\text{OFF}} = 1300 \ \Omega,  \mu_{\text{v}} = 10^{-14} \ \mathrm{m}^2 \mathrm{s}^{-1} \mathrm{V}^{-1},  p = 1,  j = 2,  \vartheta = 0.015,  \beta = 0.75,  y = 0.002, \\ \chi = 0.001,  n = 2 \end{array} $	1.49
TEAM [18]	$\begin{array}{l} a_{\rm ON} = 20 \ {\rm mm}, a_{\rm OFF} = 15 \ {\rm mm}, \alpha_{\rm ON} = 3, \alpha_{\rm OFF} = 3, k_{\rm ON} = -1 \times \\ 10^{-13} \ {\rm mm/s}, k_{\rm OFF} = -26 \times 10^{-12} \ {\rm mm/s}, i_{\rm ON} = 70 \ \mu{\rm A}, i_{\rm OFF} = \\ 480 \ \mu{\rm A}, x_{\rm OFF} = 22 \ {\rm mm}, x_{\rm ON} = 0 \ {\rm mm} \end{array}$	1.28
Simmons Tunnel Barrier [9]	$a_{ON} = 20 \text{ nm}, a_{OFF} = 15 \text{ nm}, f_{ON} = -0.1 \text{ nm/s}, f_{OFF} = -0.3 \text{nm/s}, i_{ON} = 70 \mu \text{A}, i_{OFF} = 480 \mu \text{A}, w_{c} = 530 \text{pm}, b = 500 \mu \text{A}$	0.95
Semi-Physical Model [4]	$\eta_{\text{ON}} = 22, \eta_{\text{OFF}} = 28, p = 5, a = 1.2 \times 10^{-2}, b = 4.3 \times 10^{-6}, c_1 = 3.3 \times 10^{-4}, c_2 = 4.8 \times 10^{-4}, d_1 = 2.1, d_2 = 1.6, v = 4 \times 10^{-3}$	0.53
Generalized Memristor Model [20]	$V_p = 1.5 \text{ V}, V_n = 0.5 \text{ V}, A_p = 0.005, A_n = 0.08, x_p = 0.8, x_n = 0.5, a_p = 10, a_n = 40, a_1 = 0.227, a_2 = 0.227, b = 0.05, x_0 = 0.25, \eta = 1$	0.46
This Work	$ \begin{array}{l} L = 22 \text{ mm}, \ T = 300 \text{ K}, \ n_{th} = 0.82, \ n_1 = 0.8, \ \Delta E = 0.11, \ E_0 = \\ 9 \times 10^{-7}, \ E_{000} = 2.4, \ N_D = 100, \ N_C = 900, \ \alpha = 0.95, \ \zeta = 0.06, \ S = \\ 350 \end{array} $	0.25

## References

- [1] L. O. Chua, Memristor the missing circuit element, IEEE Trans Circuit Theory CT-18 (5) (1971) 507–519.
- [2] D. B. Strukov, G. S. Snider, D. R. Stewart, R. S. Williams, The missing memristor found, Nature 453 (7191) (2008) 80–3. doi:10.1038/nature06932.
- [3] R. Waser, R. Dittmann, G. Staikov, K. Szot, Redox-based resistive switching memories–nanoionic mechanisms, prospects, and challenges, Advanced Materials 21 (25-26) (2009) 2632–2663.
- [4] O. Kavehei, K. Cho, S. Lee, S. J. Kim, S. Al-Sarawi, D. Abbott, K. Eshraghian, Fabrication and modeling of Ag/TiO<sub>2</sub>/ITO memristor, in: 54th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS, 2011, pp. 1–4. doi:10.1109/MWSCAS.2011.6026575.
- [5] Y. N. Joglekar, S. J. Wolf, The elusive memristor: Properties of basic electrical circuits, European Journal of Physics 30 (4) (2009) 661–675. doi:10.1088/0143-0807/30/4/001.
- [6] Z. Biolek, D. Biolek, V. Biolkov, SPICE model of memristor with nonlinear dopant drift, Radioengineering 18 (2) (2009) 210–214.
- [7] T. Prodromakis, B. P. Peh, C. Papavassiliou, C. Toumazou, A versatile memristor model with nonlinear dopant kinetics, IEEE Transactions on Electron Devices 58 (9) (2011) 3099–3105. doi:10.1109/TED.2011.2158004.
- [8] E. Lehtonen, M. Laiho, CNN using memristors for neighborhood connections, in: 12th International Workshop on Cellular Nanoscale Networks and their Applications, CNNA, 2010, pp. 1–4.
- [9] M. D. Pickett, D. B. Strukov, J. L. Borghetti, J. J. Yang, G. S. Snider, D. R. Stewart, R. S. Williams, Switching dynamics in titanium dioxide memristive devices, Journal of Applied Physics 106 (7). doi:10.1063/1.3236506.

- [10] J. G. Simmons, Generalized formula for the electric tunnel effect between similar electrodes separated by a thin insulating film, Journal of Applied Physics 34 (6) (1963) 1793–1803. doi:10.1063/1.1702682.
- [11] H. Abdalla, M. D. Pickett, SPICE modeling of memristors, in: IEEE International Symposium of Circuits and Systems, ISCAS, 2011, pp. 1832–1835. doi:10.1109/ISCAS.2011.5937942.
- [12] Z. Kolka, D. Biolek, V. Biolkova, Improved model of tio2 memristor, Radioengineering 24 (2) (2015) 378–383.
- [13] A. Siemon, S. Menzel, A. Marchewka, Y. Nishi, R. Waser, E. Linn, Simulation of taox-based complementary resistive switches by a physics-based memristive model, in: 2014 IEEE International Symposium on Circuits and Systems (ISCAS), 2014, pp. 1420–1423. doi:10.1109/ISCAS.2014.6865411.
- [14] F. O. Hatem, P. W. Ho, T. N. Kumar, H. A. Almurib, Modeling of bipolar resistive switching of a nonlinear mism memristor, Semiconductor Science and Technology 30 (11) (2015) 115009.
- [15] K. Eshraghian, O. Kavehei, K. R. Cho, J. M. Chappell, A. Iqbal, S. F. Al-Sarawi, D. Abbott, Memristive device fundamentals and modeling: Applications to circuits and systems simulation, Proceedings of IEEE 100 (6) (2012) 1991–2007.
- [16] O. Kavehei, S. Al-Sarawi, K. R. Cho, K. Eshraghian, D. Abbott, An analytical approach for memristive nanoarchitectures, IEEE Transactions on Nanotechnology 11 (2) (2012) 374–385. doi:10.1109/TNANO.2011.2174802.
- [17] J. J. Yang, M. D. Pickett, X. Li, D. A. A. Ohlberg, D. R. Stewart, R. S. Williams, Memristive switching mechanism for metal/oxide/metal nanodevices, Nature Nanotechnology 3 (7) (2008) 429–433. doi:10.1038/nnano.2008.160.
- [18] S. Kvatinsky, E. G. Friedman, A. Kolodny, U. C. Weiser, TEAM: threshold adaptive memristor model, IEEE Transactions on Circuits and Systems I: Regular Papers 60 (1) (2013) 211–221. doi:10.1109/TCSI.2012.2215714.
- [19] R. Pino, J. Bohl, N. McDonald, B. Wysocki, P. Rozwood, K. Campbell, A. Oblea, A. Timilsina, Compact method for modeling and simulation of memristor devices: Ion conductor chalcogenide-based memristor devices, in: Proc. IEEE/ACM International Symposium of Nanoscale Architectures, Anaheim, CA, 2010, pp. 1–4.
- [20] C. Yakopcic, T. M. Taha, G. Subramanyam, R. E. Pino, Generalized memristive device SPICE model and its application in circuit design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 32 (8) (2013) 1201–1214. doi:10.1109/TCAD.2013.2252057.

- [21] J. Blanc, D. L. Staebler, Electrocoloration in SrTiO3: Vacancy drift and oxidationreduction of transition metals, Physical Review B 4 (10) (1971) 3548–3557. doi:10.1103/PhysRevB.4.3548.
- [22] Y. V. Pershin, J. Martinez-Rincon, M. Di Ventra, Memory circuit elements: from systems to applications, Journal of Computational and Theoretical Nanoscience 8 (3) (2011) 441–448.
- [23] D. B. Strukov, R. S. Williams, Exponential ionic drift: Fast switching and low volatility of thin-film memristors, Applied Physics A: Materials Science and Processing 94 (3) (2009) 515–519. doi:10.1007/s00339-008-4975-3.
- [24] W. Yang, J. Marino, A. Monson, C. A. Wolden, An investigation of annealing on the dielectric performance of TiO<sub>2</sub> thin films, Semiconductor Science and Technology 21 (12) (2006) 1573–1579. doi:10.1088/0268-1242/21/12/012.
- [25] S. Chakraborty, M. K. Bera, S. Bhattacharya, C. K. Maiti, Current conduction mechanism in TiO<sub>2</sub> gate dielectrics, Microelectronic Engineering 81 (2-4) (2005) 188–193. doi:10.1016/j.mee.2005.03.005.
- [26] M. K. Lee, J. J. Huang, T. S. Wu, Electrical characteristics improvement of oxygenannealed MOCVD-TiO<sub>2</sub> films, Semiconductor Science and Technology 20 (6) (2005) 519–523. doi:10.1088/0268-1242/20/6/007.
- [27] T. P. Pearsall, Electrical conduction in TiO<sub>2</sub>, Journal of Physics D: Applied Physics 3 (12) (1970) 1837–1848. doi:10.1088/0022-3727/3/12/312.
- [28] C. K. Maiti, S. K. Samanta, G. K. Dalapati, S. K. Nandi, S. Chatterjee, Electrical characterization of TiO<sub>2</sub> gate oxides on strained-Si, Microelectronic Engineering 72 (1-4) (2004) 253–256. doi:10.1016/j.mee.2003.12.046.
- [29] J. G. Simmons, Potential barriers and emission-limited current flow between closely spaced parallel metal electrodes, Journal of Applied Physics 35 (8) (1964) 2472– 2481.
- [30] F. Padovani, R. Stratton, Field and thermionic-field emission in schottky barriers, Solid-State Electronics 9 (7) (1966) 695–707.
- [31] S. M. Sze, K. K. Ng, Metal-Semiconductor Contacts, John Wiley & Sons, Inc., 2007, Ch. 3, pp. 134–196.
- [32] J. J. Yang, D. B. Strukov, D. R. Stewart, Memristive devices for computing, Nature Nanotechnology 8 (1) (2013) 13–24. doi:10.1038/nnano.2012.240.

- [33] S. Kvatinsky, M. Ramadan, E. Friedman, A. Kolodny, Vteam: A general model for voltage-controlled memristors, Circuits and Systems II: Express Briefs, IEEE Transactions on 62 (8) (2015) 786–790. doi:10.1109/TCSII.2015.2433536.
- [34] R. Waser, R. Dittmann, G. Staikov, K. Szot, Redox-based resistive switching memories-nanoionic mechanisms, prospects, and challenges, Advanced Materials 21 (25-26) (2009) 2632–2663.
- [35] B. Long, J. Ordosgoitti, R. Jha, C. Melkonian, Understanding the charge transport mechanism in VRS and BRS states of transition metal oxide nanoelectronic memristor devices, IEEE Transactions on Electron Devices 58 (11) (2011) 3912–3919. doi:10.1109/TED.2011.2165845.
- [36] A. Ascoli, F. Corinto, V. Senger, R. Tetzlaff, Memristor model comparison, Circuits and Systems Magazine, IEEE 13 (2) (2013) 89–105.

## Chapter 3

# Brain-inspired Memristive Neural Network Using Hodgkin-Huxley Neuron

**R** ECENT findings on utilizing memristor devices that mimic biological synapses in neuromorphic systems opens a new vision in neuroscience. Ultra-dense learning architectures can be implemented through Spike-Timing-Dependent-Plasticity (STDP) learning mechanism by exploiting these nanoscale nonvolatile devices. In this chapter, Spiking Neural Network (SNN) which uses biological plausible mechanisms is implemented. The proposed SNN is utilized Hudgkin Huxley neuron and memristive synapse as two perfect biological plausible candidates for implementation of a bio-inspired neuromorphic platform similar to brain. The behavior of the proposed SNN and its learning mechanism is discussed. Finally, the proposed design is successfully tested for pattern classification application.

#### 3.1 Introduction

Spiking Neural Networks (SNNs) have demonstrated good potential for the wide range of applications like pattern recognition, clustering and computations. The SNN promises a

perfect generation of Artificial Neural Network (ANN) that can be comparable in terms of efficiency in processing information to its biological counterparts. Today, this may be a lost part of the hardware puzzle due to the growing needs for high volume data processing in the coming era of bioinformatics. Emerging memristor devices due to their analog memory property mimics biological synapses. These two terminal resistive switching devices attracted intensified research on several applications like memory [1], logic implementation[2][3][4], neural network [5] and neuromorphic computing [6][7]. It was shown in [8] memristor devices due to their adaptive behavior can reproduce Spike-Timing-Dependent-Plasticity (STDP) feature which is the main learning scheme in the brain.

There are several works that have been published on implementation of SNN using STDP learning scheme in most of these works they utilized simple Leaky Integrate and Fire (LIF) neuron for their structure [6][7]. Using a biological neuron model can give better insight of real brain-inspired SNN. Hudgkin Huxley neuron model [9] as one of the pioneer models in the literature defines the ionic mechanisms underlying the initiation and propagation of action potentials in the squid giant axon.

In this chapter, a memristor-based SNN is implemented by using Hudgkin Huxley neuron and STDP learning scheme is applied for its learning. The proposed SNN contains Hudgkin Huxley neurons as its neuron block and it also utilizes current controlled memristor device as synapse. Basic pattern recognition application is also applied to the proposed SNN to test its functionality.

Rest of this chapter is organized as follows. In section II Hudgkin Huxley neuron is defined. The STDP learning with memristor synapse is explained in section III. The proposed SNN structure and its behavior are described in Section IV. In section V the pattern classification results are presented. Finally in section VI conclusion and remarks are provided.



Figure 3.1: Equivalent memristive circuit schematic for Hudgkin Huxley neuron model. The I-V curves for memristor devices that model sodium and potassium channels are displayed.

### 3.2 Hudgkin Huxley Neuron

Understanding brain function as one of the most attractive topics in neuroscience can lead to finding new treatment for brain disease. Therefore it is crucial to model biological mechanism in brain specifically for the neurons and synapses. In recent years, several different neuron models have been presented. These models can be categorized into conductancebased models with biological precision and spiking-based models, that describe temporal behavior of cortical spike train. Hudgkin Huxley model [9] is one of the first conductancebased accurate neuron models that can explain biological mechanisms of neuronal behavior better than its other counterparts. In 1952 Hudgkin and Huxley by series of experiments demonstrated that the ionic currents in squid giant axon can be determined by considering change of the conductances of Sodium and Potassium ions in the axon membrane [12]. Their understanding lead to development of a coupled set of differential equations that became known as Hudgkin Huxley neuron model. This model can accurately reproduce all the key biophysical properties of action potential. The electrical properties of this neuron can be presented in terms of an electrical equivalent circuit. The current across the membrane consist of the two major parts. One is associated with membrane capacitance and the other one is the current generated by flow of ions in the resistive channels. The equation of Hudgkin Huxley neuron model [9] can be written as,

$$I = C_{\rm M} \frac{dV}{dt} + I_{\rm ionic}.$$
(3.1)

Where I, V and  $C_M$  are the total membrane current, membrane potential and membrane capacitance respectively. *I*ionic is the total ionic current. This current includes currents of Sodium, Potassium and leakage channels. The ionic current can be determined by,

$$I_{\text{ionic}} = I_{\text{Na}} + I_{\text{K}} + I_{\text{L}}, \qquad (3.2)$$

$$I_{\rm Na} = g_{\rm Na}(V - E_{\rm Na}),\tag{3.3}$$

where 
$$g_{\rm Na} = \bar{g}_{\rm Na} m^3 h,$$
 (3.4)

$$I_{\rm K} = g_{\rm K} (V - E_{\rm K}),$$
 (3.5)

where 
$$g_{\rm K} = \bar{g}_{\rm K} n^4$$
, (3.6)

$$I_{\rm L} = g_{\rm L} (V - E_{\rm L}),$$
 (3.7)

where  $I_{\text{Na}}$ ,  $I_{\text{K}}$  and  $I_{\text{L}}$  are related to currents in Sodium, Potassium and Leakage channels respectively. These currents passes Sodium, Potassium and leakage channels with  $g_{\text{Na}}$ ,  $g_{\text{K}}$ and  $g_{\text{L}}$  conductances respectively.  $E_{\text{Na}}$ ,  $E_{\text{K}}$  and  $E_{\text{L}}$  are the equilibrium potential for each



Figure 3.2: (a) Hudgkin Huxley membrane voltage for 15  $\mu$ A/cm<sup>2</sup> stimulus current. (b) Sodium and potassium channel currents. The parameters were taken from original paper [9]. (c) Sodium and potassium channel currents versus membrane voltage. (d) Hudgkin Huxley neuron state variables behavior.

channels. The  $\bar{g}_{Na}$  and  $\bar{g}_{K}$  parameters are constants which are determined experimentally to fit biophysical properties of neuron action potential. m, n and h are state variables to control conductance of Sodium and Potassium channels. The state variables value altered between 0 to 1. The state variables can be determined by,

$$\frac{dn}{dt} = a_{\rm n}(1-n) - b_{\rm n}n, \qquad (3.8)$$

$$a_{\rm n} = 0.01 \frac{V+10}{e^{(\frac{V+10}{10}-1)}},\tag{3.9}$$

$$b_{\rm n} = 0.125 e^{\left(\frac{V}{80}\right)},\tag{3.10}$$



Figure 3.3: STDP learning mechanism is illustrated for two coupled neurons with a memristive synapse in proposed SNN architecture. The memristive crossbar array of synapses are connected to Hudgkin Huxley neurons.

$$\frac{dm}{dt} = a_{\rm m}(1-m) - b_{\rm m}m,$$
 (3.11)

$$a_{\rm m} = 0.1 \frac{V + 25}{e^{(\frac{V+25}{10}-1)}},$$
(3.12)

$$b_{\rm m} = 4e^{(\frac{V}{18})},\tag{3.13}$$

$$\frac{dh}{dt} = a_{\rm h}(1-h) - b_{\rm h}h, \qquad (3.14)$$

$$a_{\rm h} = 0.07 e^{(\frac{V}{20})},$$
 (3.15)

$$b_{\rm h} = \left(e^{\left(\frac{V+30}{10}\right)} + 1\right)^{-1},\tag{3.16}$$

The memristive circuit equivalent with Hudgkin Huxley neuron model has been defined by professor Leon Chua recently [10]. He showed the currents in sodium and potassium channels are similar to currents pass through specific memristor devices. The sodium and potassium channels current-voltage curves are displayed in Fig. 3.1 for 50 mV sinusoidal membrane voltage with 500 Hz frequency. The memristive equivalent electrical circuit is depicted in Fig. 3.1. Fig. 3.2 displays an example waveform of Hudgkin Huxley neuron for

Parameters	Value	Parameters	Value	Parameters	Value
$\bar{g}_{\rm Na}({\rm mScm}^{-2})$	6	$E_{\rm NA}({ m V})$	2.3	$C_{\rm M}({\rm nF})$	50
$\bar{g}_{\rm K}({\rm mScm}^{-2})$	1.8	$E_{\rm K}({ m mV})$	-240		
$\bar{g}_{\rm L}({\rm mScm}^{-2})$	0.015	$E_{\rm L}({ m mV})$	212		

Table 3.1: Scaled Hudgkin Huxley neuron parameters.

Table 3.2: Memristor device parameters for simulation.

Parameters	$R_{\rm LRS}$	$R_{\rm HRS}$	L	$\mu_v$	$V_{\rm tp}$	$V_{ m tn}$
Units	Ω	$\mathbf{K}\Omega$	nm	m <sup>2</sup> /Vs	V	V
Values	100	40	3	$9 \times 10^{-13}$	1.5	-1.5

 $15 \,\mu A/cm^2$  stimulus current.

#### 3.3 STDP Learning Mechanism with Memristor Synapses

STDP is a learning mechanism that is discovered in live neurons and elucidates cortical phenomena better than Hebbian correlation-based plasticity. This mechanism is based on time difference of arrival spikes from pre-synaptic and post-synaptic neurons. Unlike Hebbian learning mechanism STDP is capable of generating both Long Term Potentiation (LTP) and Long Term Depression (LTD) phenomenons. LTP results in increasing the synaptic strength or weight of the synapse W and it happens when post-synaptic neuron spikes after pre-synaptic neuron ( $t_{post} - t_{pre} \ge 0$ ). On the other hand, in LTD the synaptic strength is decreased and it happens when pre-synaptic spike comes after post ( $t_{post} - t_{pre} < 0$ ).

Memristive nanodevices have variable resistance and they can transmit spikes with variable conductance (or weight). When a positive voltage higher than device positive threshold  $(V_{tp})$  is applied to memristive synapse, there will be an increase in its conductance. When a negative voltage smaller than device negative threshold  $(V_{tn})$  is applied to memristive synapse, its conductance will be decreased. Memristor synapses can implement STDP bet-



Figure 3.4: The membrane voltage of pre and post synaptic Hudgkin Huxley neurons connected with memristive synapse for 15  $\mu$ A/cm<sup>2</sup> stimulus current.

ter than the other elements. In Fig. 3.3 STDP learning mechanism is illustrated for proposed SNN with memristive synapses.

#### 3.4 Proposed SNN Architecture and Behaviour

The proposed SNN is utilizing voltage controlled memristors (VCM) as synapses and Hudgkin Huxley neurons as neuron blocks. The Hudgkin Huxley neuron parameters were scaled around 2 V to have biological plausible shape of spike for proposed SNN. The applied parameters for proposed Hudgkin Huxley neuron are defined in Table 1. For analyzing the behavior of the proposed SNN architecture, at first dynamic behavior of two coupled Hudgkin Huxley neurons connected with memristive synapse should be assessed. A voltage of memristive synapse's input terminal which is connected to pre-synaptic Hudgkin Huxley neuron is determined by,

$$C_{\rm M} \frac{dV_{\rm pre}}{dt} = \bar{g}_{\rm Na} m^3 h (V_{\rm pre} - E_{\rm Na}) + \bar{g}_{\rm K} n^4 (V_{\rm pre} - E_{\rm K}) + \bar{g}_{\rm L} (V_{\rm pre} - E_{\rm L}) - I_{\rm applied}.$$
(3.17)

The parameter  $V_{\text{pre}}$  is pre-synaptic neuron's membrane voltage. The  $I_{\text{applied}}$  is the input current to pre-synaptic neuron. The amplitude of input current for proposed Hudgkin Huxley neuron is 15  $\mu$ A/cm<sup>2</sup>. On the other hand, the post-synaptic neuron input current is the current which passes memristive synapse. The membrane voltage of the post-synaptic neuron in two coupled Hudgkin Huxley neurons network can be determined by,

$$C_{\rm M} \frac{dV_{\rm post}}{dt} = \bar{g}_{\rm Na} m^3 h (V_{\rm post} - E_{\rm Na}) + \bar{g}_{\rm K} n^4 (V_{\rm post} - E_{\rm K}) + \bar{g}_{\rm L} (V_{\rm post} - E_{\rm L}) - I_{\rm syn}.$$
(3.18)

The parameter  $V_{\text{post}}$  is membrane voltage of the post-synaptic neuron. The  $I_{\text{syn}}$  is the current in memristive synapse. The memristive synapse is changing its conductance continuously as the applied voltage over the device ( $V_{\text{post}} - V_{\text{pre}}$ ) exceeds the device threshold. The synaptic current is determined based on the memristive device model properties. Here linear boundary ion drift model is applied for simulation. The parameters of the utilized memristor is defined in Table 2. The synaptic current  $I_{\text{syn}}$  can be determined through,

$$I_{\rm syn}(t) = \frac{V_{\rm post}(t) - V_{\rm pre}(t)}{R_{syn}(w)},\tag{3.19}$$

$$R_{syn}(w) = R_{LRS} \frac{w(t)}{L} + R_{HRS} (1 - \frac{w(t)}{L}), \qquad (3.20)$$

$$\frac{dw}{dt} = \frac{\mu_v R_{LRS}}{L^2} \times I_{syn}(t) \times f(w), \qquad (3.21)$$

$$f(w) = \left(1 - 2\left(\frac{w(t)}{L}\right)\right)^{2p}.$$
(3.22)

The parameter f(w) is the window function [11] and p is a constant. The behavior of two coupled Hudgkin Huxley neurons with memristive synapse is illustrated in Fig. 3.4 for 15  $\mu$ A input current. The proposed SNN can be utilized for pattern classification application. The proposed learning scheme is unsupervised as classification occurs based on the patterns given to input neurons. The output neurons represents a cluster and the center of each cluster is targeted by weights of connected synapses to each output neuron. When an input



Figure 3.5:  $2 \times 2$  network architecture of the proposed SNN. The input patterns for the proposed network are defined.

patterns applied to the input neuron one of the output neurons becomes a winner due to the combination of connected synaptic weights. The weight vector of the winner output neuron is the closest one to the input pattern vector.

#### **3.5 Pattern Classification Results**

#### 3.5.1 2×2 Proposed SNN

The  $2 \times 2$  network is implemented with two input and two output Hudgkin Huxley neurons. These neurons are connected with four memristive synapses. This network is utilized to classify between two patterns. These patterns are two pixel images with class 1 and 2. Pixel 1 and pixel 2 are applied as inputs to pre-synaptic neuron 1 and pre-synaptic neuron 2 respectively. The proposed network is illustrated in Fig. 3.5.

As it can be seen in Fig. 3.6 the post-synaptic neurons are spiking at first without any specific pattern. It takes some times for post-synaptic neurons to follow the input patterns. The learning is unsupervised and the winner neuron follows one of the patterns due to its initial weight vector. When the image with class 2 assigned to post-synaptic neuron 1, the weight of the memristive synapse 1 increases due to STDP mechanism. Since post-



Figure 3.6: The membrane voltage of the pre synaptic (black curve) and post synaptic (blue curve) neurons for  $2 \times 2$  network. The proposed network classifies the patterns successfully.



Figure 3.7: The weight evolution of the memristive synapse for  $2 \times 2$  network.

synaptic neuron 1 spikes after pre-synaptic neuron 1 (black pixel has been applied to input neuron and make it spiking), the weight of the memristive synapse 1 increases. Also the memristive synapse 2 weight decreases since post-synaptic neuron 2 is inactive while the pre-synaptic neuron 1 spikes. The similar procedure is occurred for image with class 1. The input and output waves for proposed  $2 \times 2$  SNN is displayed in Fig. 3.6. As it can be seen in Fig. 3.7 the memristive synapse weights  $W_1$  and  $W_4$  are increased and  $W_2$  and  $W_3$ are decreased for the proposed input patterns.



Figure 3.8:  $4 \times 2$  network architecture of the proposed SNN. The input patterns for the proposed network are defined.

#### 3.5.2 4×2 Proposed SNN

The  $4\times2$  network of the proposed SNN is also implemented to classify between two four pixel images and it is illustrated in Fig. 3.8. The proposed network has been successfully tested as four pixels are applied as input to pre-synaptic neurons of the SNN. The input signals are displayed in Fig. 3.9. The proposed SNN output results with memristive synapses weight evolution are displayed in Fig. 3.10. The memristive synapses initial weights were randomly assigned. In the proposed network, image class 1 and class 2 are assigned to post-synaptic neuron 1 and post-synaptic neuron 2 respectively.

#### 3.6 Conclusion

This chapter described a bio-inspired spiking neural network by utilizing Hudgkin Huxley neuron as one of the most accurate biological model. The proposed SNN uses memristive synapses and STDP online learning which provide closer match to biology for learning mechanism. The proposed SNN architecture and its learning mechanism explained in de-



Figure 3.9: The membrane voltage of the pre-synaptic Hudgkin Huxley neurons.

tails. The proposed SNN small networks were successfully tested for pattern classification applications. The results showed close behavior to biology.



Figure 3.10: The membrane voltage of the post-synaptic Hudgkin Huxley neurons. The weights evolution of the memristive synapses are displayed in bottom graph.

## References

- Y. Ho, G. M. Huang, and P. Li, "Nonvolatile memristor memory: Device characteristics and design implications," IEEE International Conference on Computer-Aided Design, pp. 485-490, 2009.
- [2] M. Teimoory, A. Amirsoleimani, J. Shamsi, A. Ahmadi, S. Alirezaei and M. Ahmadi, "Optimized implementation of memristor-based full adder by material implication logic," Electronics, Circuits and Systems (ICECS), 2014 21st IEEE International Conference on , pp. 562-565, 2014.
- [3] M. Teimoory, A. Amirsoleimani, A. Ahmadi, S. Alirezaei, S. Salimpour and M. Ahmadi, "Memristor-based linear feedback shift register based on material implication logic," Circuit Theory and Design (ECCTD), 2015 European Conference on, pp. 1-4, 2015.
- [4] A. Amirsoleimani, M. Ahmadi, M. Teimoory, A. Ahmadi, "Memristor-based 4:2 compressor cells design," 2016 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1242-1245, 2016.
- [5] J. Shamsi, A. Amirsoleimani, S. Mirzakuchaki, M. Ahmadi, "Modular Neuron Comprises of Memristor-based Synapse", Neural Computing and Applications, pp. 1-11, 2015.
- [6] G. Indiveri, B. Linares-Barranco, R. Legenstein, G. Deligeorgis, and T. Prodromakis, *"Integration of nanoscale memristor synapses in neuromorphic computing architectures,*", Nanotechnology, vol. 24, no. 38, pp. 384010, 2013.
- [7] K. D. Cantley, A. S. Subramaniam, H. J. Stiegler, and R. A. Chapman, "Neural leraning circuits utilizing nano-crystaline silicon transistors and memristors," IEEE Transactions on Neural Network, vol. 23, no. 4, pp. 563-573, 2012.
- [8] T. Serrano-Gotarredona, T. Masquelier, T. Prodromakis, G. Indiveri and B. Linares-Barranco, "STDP and STDP variations with memristors for spiking neuromorphic learning systems", Frontiers in neuroscince, vol. 7, 2013.

- [9] A. L. Hudgkin and A. F. Huxley, "A quantitative description of membrane current and its application to conduction and excitation in nerve", Journal of physiology, vol. 177, pp. 500-544, 1952.
- [10] L. Chua, "*Memristor, Hodgkin–Huxley, and Edge of Chaos,*", Nanotechnology, vol. 24, doi:10.1088/0957-4484/24/38/383001, 2013.
- [11] Z. Biolek, D. Biolek, and V. Biolkov, "SPICE model of memristor with nonlinear dopant drift," Radioengineering, vol. 18, no. 2, pp. 210-214, 2009.

## Chapter 4

# STDP-based Memristive Spiking Neural Network Using Morris-Lecar Model

THESE days, there is an increasing interest in implementation of spiking neural systems that can be used to perform complex computations or solve pattern recognition tasks like mammalian neocortex. In this Chapter, Morris-Lecar neuron is utilized to implement bio-inspired memristive spiking neural network for unsupervised learning applications. The spike-Timing-Dependent-Plasticity (STDP) learning mechanism has been applied as the learning scheme in the system. The memristive implementation of the Morris-Lecar neuron has been analyzed. Also the memristors are utilized as the synapses for the proposed system. The proposed platform is tested for pattern classification applications and the results are successfully confirmed the functionality of it.

### 4.1 Introduction

Spiking Neural Network (SNN) is a promising generation of Artificial Neural Network (ANN) that can be comparable in terms of efficiency in processing information to its biological counterparts [1]. Today, this may be a lost part of the hardware puzzle due to the


Figure 4.1: Equivalent circuit schematic for ML neuron model.

growing needs for high volume data processing in the coming era of bioinformatics [2]. In SNN, the presence and timing of individual spikes are considered as the main scheme for communication and neural computation [3]. Pulse-coupled neural networks with spike-timing are considered as a vital component in biological information processing systems, such as the brain. Understanding brain function, as one of the most attractive topics in neuroscience, can lead to discovery of new bio-inspired computing systems. Hence, it is crucial to model biological mechanism in brain specifically for the neurons and synapse to have a deeper understanding of brain information processing mechanisms.

In recent years, several different neuron models have been presented [4-9]. These models can be categorized into conductance-based models [4-7] with biological precision and spiking-based models [8-9], that describe temporal behavior of cortical spike train. Hudgkin-Huxley [4] is the pioneer of conductance-based model to describe the physiological mechanisms of neuronal behavior in central nervous system. Despite its high accuracy in defining a biological behavior of the neuron, it has a high computational cost for implementation due to its complexity. Thus, selecting a simpler model, which has a lower complexity and acceptable accuracy, is a viable alternative for low cost hardware implementation of bio-inspired neural systems.

#### 4. STDP-BASED MEMRISTIVE SPIKING NEURAL NETWORK USING MORRIS-LECAR MODEL

Morris-Lecar (ML) model [7] is one of the computationally efficient conductance-based neuron models that offers a reasonable accuracy to produce biophysical behavior of neuronal activities. This model was developed to define the dynamics of the barnacle muscle fiber. The ML model includes a set of first order differential equations that reproduce the evolution of the membrane potential, calcium current and potassium current. Interestingly, ML neuron potassium and calcium current equations show memristive behavior [10]. Thus, ML neurons can be implemented by utilizing the nanoscale memristors which reduces the area overhead for hardware implementation ML-based neural systems significantly.

Memristor is an analog memory device, which can be fabricated in high density nanoscale fabrics. Unique characteristics of this new emerging technology has shown a great potential to be used as biological synaptic connection in bio-mimic hardware [11]. In addition, it can reproduce Spike-Timing-Dependent-Plasticity (STDP). Memristor crossbar architecture opens the opportunity to have ultra size scaling of very large scale neural networks. Recently, several studies have been done on neuromorphic computing with memristor devices but most of them employed spiking-based neuron model like Integrate and Fire (IF) and Leaky Integrate and Fire (LIF) [12]. Memristive neuromorphic computing using biological plausible model of neuron [19] is worth to be implemented as it leads to understanding of real neuronal interactions in brain.

In this chapter, unsupervised STDP-based learning is tested for memristive SNN by utilizing ML neuron. The memristive implementation of the ML neuron is analyzed by showing the potassium and the calcium channels memristive behavior. The coupled ML neurons behavior by using a memristive synapse are assessed for STDP learning rule. For testing the functionality of proposed SNN, two pattern classification applications are implemented by this scheme. The results of the simulations for pattern classifications are presented.



Figure 4.2: Equivalent memristive circuit schematic for ML neuron model.

### 4.2 Memristor Device and Its Functionality

A nanoscaled passive two-terminal resistive device with non-volatile characteristics was discovered in 2008 by researchers in HP lab [13]. This device had been envisioned earlier in 1971 by Leon Chua [14]. The pinched hysteresis i - v curve of memristor represents its unique memory-dependent feature. These devices have been utilized in various applications such as, nanoelectronic memories [15], logic implementation [16-17] and neuro-morphic [18-19]. Memristor comprises of an electrically switchable thin film sandwiched between two metal contacts with a total length of L. The thin film consists of doped and undoped regions. The instantaneous voltage and current of memristor device obey a state-dependent Ohm's law. The voltage-controlled device can be defined by,

$$i = G(v, w, t)v, \tag{4.1}$$

$$\frac{dw}{dt} = f(v, w, t)v. \tag{4.2}$$

The length of doped region, w, is considered as the internal state variable of the device. By applying a voltage higher than positive  $(V_{tp})$  and negative  $(V_{tn})$  threshold of the device, the internal state variable is altered and the device resistance is changed between low resistance

state  $(R_{LRS})$  and high resistance state  $(R_{HRS})$ .

### 4.3 Morris-Lecar Neuron

The ML model [7] was developed to generate the biological behavior of calcium  $Ca^{++}$  and potassium  $K^{++}$  conductances in giant barnacle muscle fiber. This model has three ionic currents: a membrane leakage current, a potassium current and a calcium current. The electrical equivalent circuit for this model is defined in Fig. 4.1. The simplest form of the ML model is defined by,

$$I = C_{\rm M} \frac{dV}{dt} + I_{\rm ionic}.$$
(4.3)

$$I_{\rm ionic} = I_{\rm Ca} + I_{\rm K} + I_{\rm L}, \tag{4.4}$$

where I, V and  $C_{\rm M}$  are the total membrane current, voltage and capacitance, respectively. The ionic current,  $I_{\rm ionic}$ , consists of calcium ( $I_{\rm Ca}$ ), potassium ( $I_{\rm K}$ ) and leakage ( $I_{\rm L}$ ) currents. These three currents are determined by,

$$I_{\rm Ca} = g_{\rm Ca} M\left(V\right) \left(V - V_{\rm Ca}\right),\tag{4.5}$$

$$I_{\rm K} = g_{\rm K} N (V - V_{\rm K}), \tag{4.6}$$

$$I_{\rm L} = g_{\rm L} (V - V_{\rm L}),$$
 (4.7)





where  $g_{\text{Ca}}$ ,  $g_{\text{K}}$  and  $g_{\text{L}}$  are maximum or instantaneous conductance for calcium, potassium and leakage channels, respectively. The parameters  $V_{\text{Ca}}$ ,  $V_{\text{K}}$  and  $V_{\text{L}}$  are equilibrium potentials corresponding to calcium, potassium and leakage channels, respectively. M and N denote the fraction of open calcium and potassium channels, respectively. These parameters can be determined by,

$$\frac{dM}{dt} = \lambda_{\rm M}(V) \left[ M_{\infty}(V) - M \right], \tag{4.8}$$

$$M_{\infty}(V) = 0.5 \left\{ 1 + \tanh\left(\frac{V - V_1}{V_2}\right) \right\},\tag{4.9}$$

$$\lambda_{\rm M}(V) = \bar{\lambda}_{\rm M}(V) \cosh\left[\frac{V - V_1}{2V_2}\right],\tag{4.10}$$

$$\frac{dN}{dt} = \lambda_{\rm N}(V) \left[ N_{\infty}(V) - N \right], \qquad (4.11)$$

$$N_{\infty}(V) = 0.5 \left\{ 1 + \tanh\left(\frac{V - V_3}{V_4}\right) \right\},$$
 (4.12)

$$\lambda_{\rm N}(V) = \bar{\lambda}_{\rm N}(V) \cosh\left[\frac{V - V_3}{2V_4}\right],\tag{4.13}$$

where  $M_{\infty}$  and  $N_{\infty}$  denote the fraction of open calcium and potassium channels at steady state, respectively. The parameter  $V_1$  and  $V_3$  are the membrane potential value at  $M_{\infty} = 0.5$ mV and  $N_{\infty} = 0.5$ mV, respectively.  $V_2$  and  $V_4$  are reciprocal of slope of voltage dependent  $M_{\infty}$  and  $N_{\infty}$ , respectively. The parameters  $\lambda_{\rm M}(V)$  and  $\lambda_{\rm N}(V)$  are rate constants for opening of calcium and potassium channels, respectively. In addition, the maximum rate constants for opening of calcium and potassium channels are  $\bar{\lambda}_{\rm M}(V)$  and  $\bar{\lambda}_{\rm N}(V)$ , respectively. By assuming that the response of the calcium ion is considerably faster than the response of the potassium ion and the state equation of calcium is in the steady state,  $\frac{dM}{dt} = 0$  ( $M = M_{\infty}(V)$ ), the differential equation in (1) is simplified to second-order form

Parameters	Value	Parameters	Value	Parameters	Value
$g_{\rm Ca}(\mu {\rm Scm}^{-2})$	0.11	$V_{\rm CA}({ m V})$	4.8	$C_{\rm M}(\mu{\rm Fcm^{-2}})$	0.5
$g_{\rm K}(\mu{\rm Scm}^{-2})$	0.2	$V_{\rm K}({ m V})$	-3.36	$ar{\lambda}_{ m N}({ m ms}^{-1})$	40
$g_{\rm L}(\mu {\rm Scm}^{-2})$	0.05	$V_{\rm L}({ m V})$	-2.4	$ar{\lambda}_{ m M}({ m ms}^{-1})$	800

Table 4.1: Scaled Morris-Lecar neuron parameters.

as follows,

$$C_{\rm M} \frac{dV}{dt} = -g_{Ca} M_{\infty}(V) \left[ V - V_{Ca} \right] - g_K N(V) \left[ V - V_K \right] -g_L \left[ V - V_L \right] + I$$
(4.14)

By analyzing the general form of the ML model, it can be deduced that the calcium and potassium channels are showing memristive behavior [10]. The time-varying conductance in potassium and calcium channels can be defined by two memristors as it is displayed in Fig. 4.2. The parameters N and M are similar to the state variable of memristor devices. By simulating the current in potassium and calcium channels a pinched hysteresis loop under bipolar periodic signal is extracted. This feature is similar to the unique characteristic of memristor devices. In addition, by increasing the frequency of the applied bipolar periodic signal, the hysteresis loops are shrunk and by reaching to a specific frequency it becomes to a single-value function through the origin. Hence, these properties prove the memristive nature of calcium and potassium channels in ML model. The memristive equivalent model for ML is depicted in Fig. 4.2. For utilizing the ML model in the proposed SNN, the ML model is scaled to around 2V. The parameters for scaled ML model are defined in Table 1. The i-v curve of the potassium and calcium channels are displayed in Fig. 4.3 for different frequencies. In addition, the bifurcation and parameters behavior in the proposed scaled ML neuron are illustrated in Fig. 4.4 for three different applied currents to the neuron.







Figure 4.5: STDP learning mechanism is illustrated for two coupled ML neurons with a memristive synapse. LTD and LTP phenomenons are displayed.

#### 4.4 STDP Learning Mechanism with Memristor Synapses

STDP is a timing-based learning mechanism postulated to exist in biological neurons of mammalian neocortex [18]. The functionality of this mechanism is based on the relative timing of spikes arrival from pre-synaptic and post-synaptic neurons. Long term potentiation (LTP) and long term depression (LTD) phenomenons can be generated by STDP mechanism and they cause alteration in synaptic efficacy (weight). LTP happens when pre-synaptic neuron spike proceeds the post-synaptic neuron ( $t_{post} - t_{pre} \ge 0$ ) and it increases the synaptic weight (W). LTD takes place when post-synaptic synaptic neuron spike before pre-synaptic neuron ( $t_{post} - t_{pre} < 0$ ) and this results in reduction of synaptic weight. The degree of change in synaptic weight is a function of the time interval between post- and pre-synaptic spikes. The larger changes are induced by shorter time interval. Interestingly, the memristor device behavior mimics biological synapse in the brain as its conductance can be modulated by applying a stimuli with an ability to store the information [11]. These devices are capable of reproducing STDP mechanism similar to biology. In

LTP phenomenon, the voltage over the memristor synapse becomes greater than positive threshold of the device  $(V_{\text{post}} - V_{\text{pre}} \ge V_{\text{tp}})$  and the conductance (weight) of the memristor increases. On the other hand, in LTD phenomenon the voltage over the memristor synapse becomes less than negative threshold of the device  $(V_{\text{post}} - V_{\text{pre}} < V_{\text{tn}})$  and it results a reduction in conductance (weight) of the memristor. The STDP learning mechanism is displayed for proposed SNN with memristive synapse in Fig. 4.5.

### 4.5 The Memristive SNN with ML Neuron

The architecture of the proposed SNN comprises of ML neurons and voltage-controlled memristor synapses. The scaled ML model, with parameters presented in Table 1, generates biological plausible shape of spike. The memristor model [20] is applied for memristor synapse and its parameters are defined in Table 2. The proposed SNN has a pre-synaptic neurons layer that is connected with memristive synapses to post-synaptic neurons layer. To analyze the behavior of the SNN, at first two coupled ML neurons with one memristive synapse is assessed. The pre-synaptic neuron's membrane voltage can be determined by,

$$C_{\rm M} \frac{dV_{\rm pre}}{dt} = -g_{\rm Ca} M_{\infty}(V_{\rm pre}) \left[ V_{\rm pre} - V_{Ca} \right] -g_K N(V_{\rm pre}) \left[ V_{\rm pre} - V_K \right] - g_L \left[ V_{\rm pre} - V_L \right] + I.$$
(4.15)

The parameter  $V_{\text{pre}}$  is pre-synaptic neuron's membrane voltage. The parameter I is the applied input current to pre-synaptic neuron. The applied current to pre-synaptic neurons for proposed SNN is considered 100  $\mu$ A which produces hopf bifurcation in ML neuron model. The membrane voltage of the post-synaptic neuron can be determined by,

$$C_{\rm M} \frac{dV_{\rm post}}{dt} = -g_{\rm Ca} M_{\infty}(V_{\rm post}) \left[ V_{\rm post} - V_{Ca} \right]$$
$$-g_K N(V_{\rm post}) \left[ V_{\rm post} - V_K \right] - g_L \left[ V_{\rm post} - V_L \right] + I_{\rm syn}.$$
(4.16)

Parameters	$R_{\rm LRS}$	$R_{\rm HRS}$	L	$\mu_v$	$V_{\rm tp}$	$V_{\rm tn}$
Units	Ω	$\mathbf{K}\Omega$	nm	m <sup>2</sup> /Vs	V	V
Values	100	10	3	$1 \times 10^{-15}$	1.5	-1.2

Table 4.2: Memristor device parameters for simulation.

The parameter  $V_{\rm post}$  is membrane voltage of the post-synaptic neuron. The  $I_{\rm syn}$  is the total



Figure 4.6:  $2 \times 2$  network architecture of the proposed SNN. The input patterns for the proposed network are defined.

current enters the post-synaptic neuron by memristive synapses and in this case it is equal to the current passes memristor synapse. In larger SNN, as post-synaptic neuron is connected to k pre-synaptic neurons with memristive synapses that have currents  $(I_{syn1}, I_{syn2}, ..., I_{synk})$ , the pre-synaptic neuron current is equivalent to,

$$I_{\rm syn} = \sum_{j=1}^{k} I_{{\rm syn}j}.$$
 (4.17)

The synaptic current in each synapse varying due to the conductance change happens in each synapse during neuronal activities. As the voltage over each synapse exceeds the positive and negative threshold of the device, the LTP and LTD phenomenons occur and the conductance of the synapses alter. The current of each synapse  $I_{synj}$  can be determined



4. STDP-BASED MEMRISTIVE SPIKING NEURAL NETWORK USING MORRIS-LECAR MODEL

Figure 4.7: The membrane voltage of the pre-synaptic (black curve) and post synaptic (purple curve) neurons for  $2 \times 2$  network. The proposed network classifies the patterns successfully.

as,

$$I_{\text{syn}j}(t) = \frac{V_{\text{post}}(t) - V_{\text{pre}j}(t)}{R_{\text{syn}j}(wj)},$$
(4.18)

$$R_{\rm synj}(w_j) = R_{\rm LRS} \frac{w_j(t)}{L} + R_{\rm HRS} (1 - \frac{w_j(t)}{L}), \qquad (4.19)$$

$$\frac{dw_j}{dt} = \frac{\mu_v R_{\text{LRS}}}{L^2} \times I_{\text{syn}j}(t) \times f(w_j), \qquad (4.20)$$

$$f(w_j) = \left(1 - 2\left(\frac{w_j(t)}{L}\right)\right)^{2p}.$$
(4.21)

The parameter  $f(w_j)$  is the window function [20] for each synapse and p is a constant. The p value is considered 2 in simulations. The pattern classification application has been tested for the proposed SNN.



Figure 4.8: The weight evolution of the memristive synapse for  $2 \times 2$  network.

### 4.6 Pattern Classification Results

The proposed SNN is utilized to perform unsupervised classification by STDP learning scheme. By applying different patterns to input neurons, the output neurons generate patterns based on the weight update of connected synapses to them. One of the output neurons becomes a winner and reproduce one of the patterns in input due to the combination of connected synaptic weights. This happens when the weight vector of the winner output neuron is closer to one of the input pattern vector. For testing the functionality of the proposed ML-based SNN two simple pattern classification tasks have been done. The first one is the  $2 \times 2$  network that comprises of two input ML neurons ( $in_1$ ,  $in_2$ ) and two output ML neurons ( $out_1$ ,  $out_2$ ). These two layers are connected to each other by memristor synapses with random initial weights ( $W_1$ ,  $W_2$ ,  $W_3$ ,  $W_4$ ). Each input neuron is connected to all output neuron with one memristive synapse. This network is applied to classify between two pixel images with class 1 and 2. As it can be seen from the Fig. 4.6, two different input waves are applied to the input neurons. The input wave can be divided into several time



Figure 4.9: The voltage over each memristive synapse that produce LTP or LTD phenomenons for  $2 \times 2$  network.

frames and in each time frame one of the classes are applied. The input 1 and 2 are corresponding to the pixel 1 and 2 of the pattern, respectively. In the first time slot which is corresponding to class 1, the input 1 is spiking because pixel 1 is black and there is no spike for input 2 since the pixel 2 is white in this class. Subsequently, in the next time slot, class 2 of the two pixel image is applied as the input 1 is not spiking and input 2 is spiking.

The output for the proposed network with applied input waves are displayed in Fig. 4.7. It takes some times for post-synaptic ML neurons to follow one of the input patterns. The initial weight vector of each output neuron specifies the consumed time to follow the pattern and the pattern class to display due to its closeness to input patterns vector. Assuming the class 1 is assigned to the post-synaptic neuron 1, the weight of  $W_1$  increases by LTP phenomenon as pre-synaptic neuron in<sub>1</sub> spikes before the post-synaptic neuron out<sub>1</sub>. On



Figure 4.10:  $4 \times 2$  network architecture in memristive crossbar array for the proposed SNN. The input patterns for the proposed network are defined.

the other hand, the weight of  $W_2$  decreases due to the inactivity of out<sub>2</sub>. The similar procedure is repeated for class 2 image. The memristive synapse weights and their behavior during STDP learning is displayed in Fig. 4.8. As it can be seen,  $W_1$  and  $W_4$  weights are increased and  $W_2$  and  $W_3$  are decreased. Also the voltage over each memristive synapse during STDP learning procedure and weight evolution is displayed in Fig. 4.9. The larger network,  $4 \times 2$ , is also tested with the proposed SNN. This network is displayed on memristive crossbar array in Fig. 4.10. The proposed network classifies 2 classes of the four pixel image. Two input patterns based on the classes are assigned to four input waves and applied to pre-synaptic neurons. These inputs are displayed in Fig. 4.11. The network is successfully performed the classification task and the output results are illustrated in Fig. 4.12



Figure 4.11: The membrane voltages of the pre-synaptic neurons for  $4 \times 2$  network.



Figure 4.12: The membrane voltage of the post-synaptic neurons for  $4 \times 2$  network.

for both post-synaptic neurons. The weight evolution and behavior for each synapses are depicted in Fig. 4.13.

### 4.7 Conclusion

This Chapter presented a memristive biological plausible spiking neural network with Morris-Lecar neuron model for pattern classification. The memristive implementation of



Figure 4.13: The weights evolution of the memristive synapses for  $4 \times 2$  network.

ML neuron was explained and the potassium and calcium memristive channels behavior was investigated. The scaled model of the ML neuron was applied in a memristive SNN architecture and the STDP learning scheme was applied for pattern classification. Finally, two pattern classification examples was tested successfully with the proposed network as a proof of concept.

### References

- [1] S. B. Furber, S. Temple, and A. D, Brown, "*High performance computing for systems of spiking neurons*," in Proc. AISB06 Workshop GC5: Archit. Brain Mind, vol. 2, pp. 29-36, 2006.
- [2] M. J. Pearson, A. G. Pipe, B. Mitchinson, K. Gurney, C. Melhuish, I. Gilhespy, and M. Nibouche, "Implementing spiking neural networks for real-time signal processing and control applications: A model-validated FPGA approach," IEEE Transactions on Neural Network, vol. 18, no. 5, pp. 1472-1487, 2007.
- [3] W. Gerstner, and W. M, Kistler, "Spiking Neuron Models: Single Neurons, Populations, Plasticity," Cambridge University Press, 2002.
- [4] A. L. Hudgkin and A. F. Huxley, "A quantitative description of membrane current and its application to conduction and excitation in nerve", Journal of physiology, vol. 177, pp. 500-544, 1952.
- [5] R. FitzHugh, "Impulses and physiological states in theoretical models of nerve membrane", Biophys. Journal, vol. 1, no. 6, pp. 445-466, 1961.
- [6] J. Nagumo, S. Arimoto, and S. Yoshizawa "An active pulse transmission line simulating nerve axon", Proc. Inst. Radio Eng., vol. 50, no. 10, pp. 2061-2070, 1962.
- [7] C. Morris and H. Lecar, "A voltage oscillations in the barnacle giant musclefiber", Biophys. Journal, vol. 35, pp. 193-213, 1981.
- [8] E. M, Izhikevic, "Resonant-and-fire neurons", Neural Network, vol. 14, no. 6, pp. 883-894, 2001.
- [9] J Toulboul, and R. Brette, "Dynamics and bifurcations of the adaptive exponential integrate-and-fire mode", Biological Cybernetics, vol. 99, no. 45, pp. 319-334, 2008.
- [10] M. P, Sah H. Kim, A. Eroglue, and L. Chua, "Memristive model of the barnacle giant muscle fibers,", International Journal of Bifurcation and Chaos, vol. 26, no. 1, pp. 1630001, 2016.

- [11] G. Indiveri, B. Linares-Barranco, R. Legenstein, G. Deligeorgis, and T. Prodromakis, "Integration of nanoscale memristor synapses in neuromorphic computing architectures,", Nanotechnology, vol. 24, no. 38, pp. 384010, 2013.
- [12] K. D. Cantley, A. S. Subramaniam, H. J. Stiegler, and R. A. Chapman, "Neural leraning circuits utilizing nano-crystaline silicon transistors and memristors," IEEE Transactions on Neural Network, vol. 23, no. 4, pp. 563-573, 2012.
- [13] D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The Missing Memristor Found," Nature, vol. 453, pp. 80-83, 2008.
- [14] L. O. Chua, "Memristor: the missing circuit element," IEEE Transactions on Circuit Theory, vol. 18, no. 5, pp. 507-519, 1971.
- [15] Y. Ho, G. M. Huang, and P. Li, "Nonvolatile memristor memory: Device characteristics and design implications," IEEE International Conference on Computer-Aided Design, pp. 485-490, 2009.
- [16] M. Teimoory, A. Amirsoleimani, J. Shamsi, A. Ahmadi, S. Alirezaei and M. Ahmadi, "Optimized implementation of memristor-based full adder by material implication logic," Electronics, Circuits and Systems (ICECS), 2014 21st IEEE International Conference on , pp. 562-565, 2014.
- [17] M. Teimoory, A. Amirsoleimani, A. Ahmadi, S. Alirezaei, S. Salimpour and M. Ahmadi, "Memristor-based linear feedback shift register based on material implication logic," Circuit Theory and Design (ECCTD), 2015 European Conference on, pp. 1-4, 2015.
- [18] T. Serrano-Gotarredona, T. Masquelier, T. Prodromakis, G. Indiveri and B. Linares-Barranco, "STDP and STDP variations with memristors for spiking neuromorphic learning systems", Frontiers in neuroscince, vol. 7, 2013.
- [19] A. Amirsoleimani, M. Ahmadi and M. Ahmadi, "Brain-inspired pattern classification with memristive neural network using the Hodgkin-Huxley neuron," Electronics, Circuits and Systems (ICECS), 2016 IEEE Conference on, pp. 81-84, 2016.
- [20] Z. Biolek, D. Biolek, and V. Biolkov, "SPICE model of memristor with nonlinear dopant drift," Radioengineering, vol. 18, no. 2, pp. 210-214, 2009.

# Chapter 5

# A Novel CVNS Adder with Memristive Analog Memory

**C**<sup>ONTINUOUS</sup> Valued Number System (CVNS) is a new approach in computer arithmetic to develop high performance and efficient arithmetic units. In this chapter, CVNS-based computation scheme is applied to design a memristive analog adder and it has been demonstrated that this technique is a viable alternative approach to implement multi-digit arithmetic system with multilevel memory devices. The proposed CVNS adder has addition and modulo configurations to perform CVNS addition. A mapping circuit has been designed for modulo operation. The proposed memristive CVNS-based adder has been tested and analyzed for different CVNS values with radix-10 and 2-digit analog environment resolution. The simulations are shown acceptable accuracy and the presented system performance that promises an analog memristive computation method for future in-memory computation systems.

i	1	0	-1	-2	-3
$((x))_i$	7.3421	3.421	4.21	2.1	1
$\lfloor ((x))_i \rfloor$	7	3	4	2	1

Table 5.1: radix-10 CVNS digits of an arbitrary value x = 73.421.

### 5.1 Introduction

Memristive logic circuit design [1]-[5] has been intensified in research, due to the nanoscaled features of memristor and its capability of performing logic and memory operations simultaneously. Von-Neumann based architectures requires a constant communication between the memory and computation unit. Thus, implementation of memristor-based computing system is attractive for future in-memory computing architectures which is beyond classical Von-Neumann theory.

The Continuous Valued Number System (CVNS) [6] is a continuous number system with non-integer digits. This novel number system has the potential in development of new types of arithmetic blocks. Due to its digit-wise nature to perform arithmetic operations, CVNS-based design reduces the wiring complexity and area consumption of the arithmetic circuits. Several arithmetic units such as adders and multipliers have been designed by CVNS scheme [7][8].

In this chapter, a memristive CVNS-based adder is implemented which is employed CVNS scheme to perform a digit-wise summation operation. A new scheme is presented to display a CVNS value by memristor devices. The proposed adder is required addition and modulo configurations for CVNS addition operation and it needs fewer number of interconnections to perform the operation as CVNS offers a summation operation with no carry. The functionality of proposed adder is evaluated and its relative error is extracted.

i	2	1	0	-1	-2
$\left( (x) \right)_i$	0.5834	5.834	8.34	3.4	4
$\left( \left( y ight)  ight) _{i}$	0.7289	7.289	2.89	8.9	9
$\left((x)\right)_i + \left((y)\right)_i$	1.3123	3.123	1.23	2.3	3

Table 5.2: radix-10 CVNS digits for addition two arbitrary value x = 58.34 and y = 72.89.

### 5.2 Continuous Valued Number System (CVNS)

The CVNS digits,  $((x))_i$ , in radix- $\beta$  are designated as CVNS representation of any real value, x, within a boundary  $|x| \leq M$  in a positional number system with radix-B [6]. The CVNS value ((x)) can be written as a vector,

$$((x)) \Rightarrow \{((x))_L, ..., ((x))_0 \mid ((x))_{-1}, ..., ((x))_{-k}\}$$
(5.1)

where the bar (|) shows the radix point and  $(-k \le i \le L)$  represents the indices of CVNS digits. In the CVNS paradigm, the digits with higher indices contains higher information density in comparison with lower indices and the CVNS digit with the highest index has the whole information with a degree of uncertainty regarding the original value. The CVNS digits can be determined by applying a basic modular reduction operation as follows,

$$((x))_i = \left(\frac{x}{M} \beta^{L-i+1}\right) mod\beta$$
(5.2)

where mod is the modulo operation on any real value such that  $(a) mod\beta = a - N \times \beta$ by assuming  $0 \le (a) mod\beta \le \beta$  and N is an integer. Each CVNS digit comprises of an integer part and non-integer part. The non-integer part overlaps with the lower index digits. The relationship between two adjacent CVNS digit is determined by,

$$((x))_i = \lfloor ((x))_i \rfloor + \frac{((x))_{i-1}}{\beta}$$
 (5.3)

where [.] denotes floor function. For better insight a radix-10 CVNS digits of an arbitrary



Figure 5.1: Programming memristor device by applying a 0.8 V square pulse with different pulse widths.

Table 5.3: Memristor device parameters for simulation.

Parameters	$R_{\rm LRS}$	$R_{\rm HRS}$	L	$\mu_v$	$V_{\rm tp}$	$V_{\rm tn}$
Units	kΩ	kΩ	nm	m <sup>2</sup> /Vs	V	V
Values	1	100	3	$8 \times 10^{-7}$	0.4	-0.4

value x = 73.421 is defined in Table 1.

The addition is performed independently on each of the CVNS digits. Hence, it means there is no need for carry during addition operation in CVNS scheme. The CVNS digits of ((z)) = ((x))((+))((y)), by considering  $x, y \leq M$ , can be determined by digit-wise addition,

$$((z)) = (((x))_i + ((y))_i) \mod \beta.$$
(5.4)

The modular reduction operation after the addition prevents the overflow since it limits the digit within the radix value. Therefore the summation is done for each digit columns without intercommunication. The radix-10 CVNS addition of two arbitrary values is shown in Table 2. The number of required CVNS digits is L = 1 and k = 2.

### 5.3 Memristor Device and Its Programming

Memristor device is a promising candidate for analog computation and analog memory [5]. In these devices, by applying a voltage higher than a specific threshold the doping profile of transition oxide filament can be altered between two main states: High Resistance State (HRS) and Low Resistance State (LRS). The  $V_{\rm tp}$  and  $V_{\rm tn}$  are positive and negative threshold voltages in memristor devices. On the other hand, by applying a voltage less than  $|V_{\rm tp}|$  and  $|V_{\rm tn}|$  the change in device state is negligible. The voltage-controlled memristor device can be defined by [9],

$$i = G(v, w, t)v \tag{5.5}$$

$$\frac{dw}{dt} = f(v, w, t)v \tag{5.6}$$

where w is state variable that represents structural property of the device. The linear ion drift model [9] is described memristor behavior based on the movement of boundary region along the device. In this model a device with length of L, has doped region with length of w and un-doped region with length of L - w. The boundary region moves along the length of the transition oxide filament as the sufficient amount of charge has flown through the device. The memristor is considered as two variable resistors in series. The memristance of the device is defined by,

$$R_{mem}(w) = R_{\text{LRS}}\frac{w}{L} + R_{\text{HRS}}(1 - \frac{w}{L}).$$
(5.7)



Figure 5.2: The schematic of CVNS adder circuit and configuration table for the switches. (a) Configuration table. (b) MCVNS adder.

The parameters  $R_{\text{LRS}}$  and  $R_{\text{HRS}}$  are the resistances of the device when doped and un-doped region covers the whole length of the memristor respectively. The parameters of memristor device, which is applied for simulation, are defined in Table 3. The memristor can be programmed by applying a square voltage over it. The amount of programming over the device is controlled by the duration of the pulse. As it can be seen in Fig. 5.1, the memristor device is programmed to the desired memristances by applying 0.8 V square pulse with different pulse widths. The write time for changing the device state from  $R_{\text{HRS}}$  to  $R_{\text{LRS}}$  is 100 ns. As an example, for writing 75.58 K $\Omega$  the square pulse with 0.8 V amplitude and 30 ns pulse width has been applied over the device.

# 5.4 Memristive Continuous Valued Number System (MCVNS) Adder

The memristive circuit performing CVNS-based addition is designed based on the addition and modulo operation in CVNS scheme. The proposed circuit stores values as the memristance of the memristor devices and the numbers are inserted to the circuit by adjusting input memristors to the corresponding state variables. The radix of the CVNS scheme is considered as  $R_{\text{HRS}}$  when the state variable w = 0nm. The proposed circuit is displayed in Fig. 5.2. As it can be seen from the circuit schematic, the memristor IN<sub>1</sub> and IN<sub>2</sub> are the input devices. The memristor OUT is the output memristor that stores the CVNS addition results by the end of the operation.

This circuit is configured by monitoring of the node P to work in the addition or modulo modes. The switches  $S_{1,2,...,5}$  are applied to change the configuration of the circuit. Also, for modulo operation mode a mapping circuit has been designed to adjust  $C_1$  and  $C_2$ memristors to the desired values.

#### 5.4.1 Memristive Addition Configuration

This mode is taken place when the addition result,  $((z))_i$  of the inputs,  $((x))_i$  and  $((y))_i$ , becomes less than the radix value ( $\beta$ ). For this mode, the switches  $S_1$  and  $S_2$  are in CLOSE and OPEN state, respectively. This circuit mode comprises of three series connected memristors as it is illustrated in Fig. 5.3(a). Let  $|V_t| = |V_{tn}| = |V_{tp}|$  be the threshold voltage of memristor devices. In initialization step, the memristances of input devices,  $IN_1$  and  $IN_2$  should be set to the corresponding input values and the output device should be initialized to high resistance state ( $R_{HRS}$ ). This circuit adds to CVNS digits with corresponding memristances  $R_{IN_1}$  and  $R_{IN_2}$  while  $R_{IN_1} + R_{IN_2} \leq R_{HRS}$  and stores the result,  $R_{OUT}$ , in the output device. By setting  $V_0$  voltage to  $2V_t$  the functionality of the circuit is ensured for the



Figure 5.3: Different MCVNS adder configurations equivalent circuits. (a) Addition configuration. (b) Modulo configuration. (c) Modulo circuit for analysis. (d) Mapping circuit.

desired addition operation. The voltage over the output device is determined by,

$$V_{\rm OUT} = V_0 \left( \frac{R_{\rm OUT}}{R_{\rm OUT} + R_{\rm Tot}} \right), \tag{5.8}$$

$$R_{\rm Tot} = R_{\rm IN_1} + R_{\rm IN_2}.$$
 (5.9)

The output device, OUT, voltage is depicted in Fig. 5.4 for  $2R_{\text{LRS}} < R_{\text{Tot}} < 2R_{\text{HRS}}$ domain. The maximum  $V_{\text{OUT}}$  voltage is around  $2V_{\text{t}}$  when two input devices are in low resistance state. The output device state has been changed until the voltage over it reaches



Figure 5.4: The voltage over the OUT device. (a) The voltage of the output device in  $[2R_{\text{LRS}}, R_{\text{HRS}}]$  interval for addition configuration. (b) The voltage of the output device in  $(R_{\text{HRS}}, 2R_{\text{HRS}}]$  interval for modulo configuration. Also, the resistance value for mapping is displayed.

to the threshold voltage of memristor  $(V_t)$  which is  $V_0/2$ . This means at the end of the operation  $R_{\text{Tot}}$  becomes equal with  $R_{\text{OUT}}$ . For the values greater than  $R_{\text{HRS}}$  the output memristor's state remains unchanged since the  $V_{\text{OUT}}$  is less than the threshold voltage.

#### 5.4.2 Memristive Modulo Configuration

This configuration is applied when  $R_{\text{Tot}}$  is greater than  $R_{\text{HRS}}$ . The modulo configuration is displayed in Fig. 5.3(b). In this mode, the switches  $S_1$  and  $S_2$  are both closed and  $S_3$  is OPEN. For designing a modulo operation a circuit schematic in Fig. 5.3(c) is analyzed. The only difference with addition circuit is the parallel branch with resistor R and the bias voltage  $V_1$ . In the modulo operation, the value of  $R_{\text{OUT}}$  should change from  $R_{\text{HRS}}$ , initial memristance, to  $R_{\text{Tot}} - R_{\text{HRS}}$ . By assuming  $V_1 = 0$ V, the equivalent resistance which is in series with  $R_{\text{OUT}}$  is,

$$R_{\rm Tot}||R = \frac{R_{\rm Tot}R}{R_{\rm Tot} + R} = R_{\rm Tot} - R_{\rm HRS}$$
(5.10)

<b>CMOS Devices</b>	Width	Length	Resistors	Resistance
$M_1$	120 nm	$60~\mathrm{nm}$	R <sub>1</sub>	$26 \ \mathrm{k}\Omega$
$M_2$	500  nm	$60~\mathrm{nm}$	$R_2$	$6 \ k\Omega$
$M_3$	400 nm	$60~\mathrm{nm}$		
$M_4$	500 nm	60 nm		

Table 5.4: Corresponding memristance for radix-10 CVNS digits with  $\psi = 2$  resolution.

By simplifying this, the parallel branch resistor can be determined by,

$$R = R_{\rm Tot} \left( \frac{R_{\rm Tot}}{R_{\rm HRS}} - 1 \right) \tag{5.11}$$

To ensure the right functionality of the circuit, the grounded parallel resistance, R, maximum value should be  $R_{\text{HRS}}$  while  $R_{\text{Tot}} = 2R_{\text{HRS}}$  and the minimum value occurs when  $R_{\text{Tot}} = R_{\text{HRS}}$ . Hence, in modulo configuration by considering  $R_{\text{Tot}} > R_{\text{HRS}}$ , the  $R_{\text{Tot}}$ interval of  $(R_{\text{HRS}}, 2R_{\text{HRS}}]$  should be mapped to corresponding values in  $(2R_{\text{LRS}}, 2R_{\text{HRS}}]$ interval on  $C_1$  and  $C_2$  devices. A mapping circuit is designed to map based on this scheme. The schematic of proposed circuit is depicted in Fig. 5.3(d). For activating the mapping circuit switches  $S_2$ ,  $S_3$ ,  $S_4$  and  $S_5$  should be in CLOSE state and the switch  $S_1$  should be OPEN. The proposed mapping circuit architecture comprises of four CMOS devices,  $M_1$ ,  $M_2$ ,  $M_3$  and  $M_4$ , and two resistors,  $R_1$ ,  $R_2$ . The transistors aspect ratio and resistors resistance data are displayed in Table. 4.

### 5.5 Functionality Test and Simulation Results

The proposed CVNS-based adder is designed with 65 nm CMOS technology and all simulations are performed in Cadence Virtuoso. One of the important design issues for CVNS is the analog environment resolution ( $\psi$ ). The CVNS digits are considered in radix-10 with the resolution of  $\psi = 2$  to obtain a reliable value for CVNS addition result. Hence,



Figure 5.5: The simulation results for functionality of MCVNS adder and its relative error. (a) Two addition operations with the MCVNS adder for radix-10 digits. The circuit configured to addition configuration and behavior of state variable w is depicted for these additions. (b) Addition in modulo mode. The dotted and solid lines show the cases with programmed resistance with mapping circuit and theoretically extracted ideal resistance. (c) Relative error for modulo configuration.

Radix-10 CVNS digit	Memristance
0.1	$R_{ m LRS}$
0.2	$2R_{\rm LRS}$
•	•
•	•
9.9	$99R_{ m LRS}$
A	$100R_{\rm LRS}$

Table 5.5: Corresponding memristance for radix-10 CVNS digits with  $\psi = 2$  resolution.

the proposed CVNS adder analog environment can distinguish  $10^{\psi}(=100)$  different levels. This parameter is technology dependent and in memristive systems, it depends on the  $R_{\text{HRS}}/R_{\text{LRS}}$  ratio. High ratio devices can produce high resolution environment. Table 5 displays the corresponding radix-10 CVNS values for different levels of memristance. The lowest value is  $R_{\text{LRS}}$  which corresponds to CVNS value 0.1. The highest value is considered as  $100R_{\text{LRS}}$  or  $R_{\text{HRS}}$  that corresponds to A. In fact, the A value is considered as 0 since it is the starting point of CVNS values when addition result exceeds  $R_{\text{HRS}}$ . This scheme is perfectly functional for applying CVNS on memristive analog memory due to the modulus nature of CVNS computation method and memristor device characteristics.

Radix-10 CVNS addition operation of the proposed MCVNS adder circuit is tested for different values and it is displayed in Fig. 5.5. As it can be seen in Fig. 5.5(a), for adding 2.1 with 5, in initialization step the input devices were programmed to corresponding memristance values for CVNS values 2.1 and 5 which are 21 k $\Omega$  and 50 k $\Omega$ , respectively. Then, addition configuration becomes activated since the total input memristance is less than the radix value  $R_{\rm HRS}$ . The output device memristance is changed to 71 k $\Omega$  which is the correct addition result (7.1). In Fig. 5.5(b), CVNS addition of 9.1 and 4.3 is displayed. Initially, the input devices memristances were programmed to 91 k $\Omega$  and 43 k $\Omega$  for representing 9.1 and 4.3, respectively. The modulo configuration is configured for this case since the total input memristance exceeds  $R_{\rm HRS}$ . At first, the mapping circuit writes 25.4 k $\Omega$  to  $C_1$  and  $C_2$  devices. Then, modulo circuit completes the addition operation and changes the output memristance to 35 k $\Omega$ . There is an error duo to the mapping circuit inaccuracy in writing the exact desired memristance value (25.4 k $\Omega$ ). By writing the ideal memristance extracted from the theoretical analysis on  $C_1$  and  $C_2$  devices, the output memristance changes to 34  $k\Omega$  which is the corresponding memristance of correct value (3.4). This circuit has negligible error when it operates in addition configuration mode. The error analysis of the proposed CVNS adder for modulo configuration mode is displayed in Fig. 5.5(c).

### 5.6 Conclusion

In summary in this chapter, we have demonstrated a memristive analog adder that is able to perform addition operation by utilizing multiple levels of resistive memory devices. A CVNS computation scheme has been used for this memristive analog adder. The proposed CVNS-based adder circuit has two main configurations to perform CVNS addition and a mapping circuit was presented for its modulo configuration. The functionality of the designed system was tested by applying different CVNS values and their relative error has been extracted.

### References

- Y. V. Pershin, L. K. Castelano, F. Hartman, V. L. Richard and M. Di ventra, "A memristive pascaline," IEEE Trans. on Circuits and Systems II: Express Briefs, vol. 63, no. 6, pp. 558-562, 2016.
- [2] M. Teimoory, A. Amirsoleimani, J. Shamsi, A. Ahmadi, S. Alirezaei and M. Ahmadi, "Optimized implementation of memristor-based full adder by material implication logic," Electronics, Circuits and Systems (ICECS), 2014 21st IEEE Int. Conf. on, pp. 562-565, 2014.
- [3] M. Teimoory, A. Amirsoleimani, A. Ahmadi, S. Alirezaei, S. Salimpour and M. Ahmadi, "Memristor-based linear feedback shift register based on material implication logic," Circuit Theory and Design (ECCTD), 2015 Eur. Conf. on, pp. 1-4, 2015.
- [4] M. Laiho and E. Lehtonen, "Arithmetic operations within memristor-based analog memory," 2010 12th Int. Workshop on Cellular Nanoscale Networks and their Applications (CNNA), pp.1-4, 2010.
- [5] A. Amirsoleimani, M. Ahmadi, M. Teimoory and A. Ahmadi, "Memristor-based 4:2 compressor cells design," 2016 IEEE Int. Symp. on Circuits and Systems (ISCAS), pp.1242-1245, 2016.
- [6] A. Saed, M. Ahmadi and G. A. Jullien, "A number system with continuous valued digits and modulo arithmetic," IEEE Trans. on Computers, vol. 51, no. 11, pp. 1294-1305, 2002.
- [7] M. Mirhassani, M. Ahmadi and G. A. Jullien, "Low-power mixed-signal CVNS-based 64-bit adder for media signal processing," IEEE Trans. on very large scale integration (VLSI) systems, vol. 16, no. 9, pp. 1141-1150, 2008.
- [8] M. Mirhassani, M. Ahmadi and G. A. Jullien, "*Digital multiplication using continuous valued digits*," 2007 IEEE Int. Symp. on Circuits and Systems, pp. 3263-3266, 2007.
- [9] Z. Biolek, D. Biolek, and V. Biolkova, "SPICE model of memristor with nonlinear dopant drift," Radioengineering, vol. 18, no. 2, pp. 210-214, 2009.

## **Chapter 6**

# Improvement on IMPLY Logic design: Memristor-Based 4:2 Compressor Cells

M EMRISTOR-BASED arithmetic circuits promise new alternatives for their conventional CMOS-based peers due to memristors scalability and non-volatility features. In-memory memristor-based calculations become extensively attractive as it can be a solution to tackle memory bottleneck problems and also an ingredient for future beyond Von-Neumann computer architectures. In this chapter, material implication-based designs for 4:2 compressor cells using memristor devices are presented. A physical model is applied to determine real switching speed of memristive device. The proposed parallel design promises good speed performance with considerably less area than conventional CMOS designs. Finally, a comparison has been made between the proposed memristor-based and CMOS-based designs in terms of number of applied devices per cell and delay.

### 6.1 Introduction

CMOS technology scaling is reaching to its limits based on the Moores law beyond 2020. Recently discovered memristor devices [1] have attracted intensified research interests due to their nanoscale features to replace conventional CMOS devices. One of the important application for these two terminal resistive switching devices is logic implementation and they are also used in arithmetic circuits [2]. Since memristor is capable of performing logic and memory operations it can be utilized for in-memory computation architectures which is beyond classical Von-Neumann architecture.

Various memristor-based logic implementation techniques are presented. Hybrid memristor/CMOS based logic in [3] is based on gaining the advantage of in silicon utilization. In this logic the voltage defines the logic value and it cannot store last logic state. Pure memristor-based logic implementations, e.g. Memristor Aided Logic (MAGIC) [4] and Material Implication Logic (IMPLY) [5], are merging memory and logic block in the same unit. In these logics unlike hybrid memristor/CMOS based logic, memristance of the output memristor shows output logic state. In memristive implication logic Boolean variables are considered by High Resistance State (HRS) and Low Resistance State (LRS) of binary memristor device where HRS and LRS states are considered for logic 0 and 1 respectively. The memristor-based IMPLY logic is a sequential process. Some memristor-based arithmetic circuits based on material implication logic were designed in [6], [8] and [11].

In this chapter, a memristor-based 4:2 compressor cell based on material implementation logic is implemented and compared with existing IMPLY-based designs. 4:2 compressor cells are key components in partial product reduction tree of parallel multipliers.

### 6.2 Memristor Device and Its Functionality

Transition oxide-based memristor devices are ion-migration-induced redox-based resistive switches. This kind of devices are belong to Valence Change Mechanism (VCM) class [7] and their functionality is based on anion migrations along the device. During SET process in VCM devices, oxygen ions or vacancies ( $O^{2-}$ ) migrate toward anode and oxygen deficient region is generated along insulator film. Then the electrons emitted from cathode



Figure 6.1: (a) Memristor-based crossbar structure. (b) Ideal VCM memristor I-V curve with different voltages for memristor switching between LRS and HRS.

are trapped by transition metal cations. The reduction in valence states of transition metal cations turns the oxide region conductive. At the anode, oxygen ions are oxidized and oxygen atoms are accumulated or released as oxygen gas. The VCM device changes its state to LRS at the end of the SET process.

The RESET procedure requires inverse voltage bias to device. The oxygen atoms gathered in anode are ionized and start to drift back as oxygen ions along the insulator film. At the end of the process of RESET the device is switched to HRS. Nano-crossbar layers of memristive devices can be placed over CMOS platform. Memristor logic states depends on amount and direction of charge passing through it. The crossbar memristor structure is displayed in Fig. 6.1. The voltages of  $V_{\text{SET}}$  and  $V_{\text{RESET}}$  should be greater than effective threshold voltage  $|V_{\text{OPEN}}|$  and  $|V_{\text{CLOSE}}|$  of VCM device respectively. Physical model [8] described TiO<sub>2</sub>/TiO<sub>2-x</sub> devices by dividing them into three regions: the conductive region, the transition region, and the insulating region. The switching time for SET procedure in TiO<sub>2</sub>/TiO<sub>2-x</sub> memristor to change device state from HRS to LRS is determined by [8],

$$t_{\rm SET} = \frac{C_0^2}{2\gamma_{\rm t}\beta V\lambda}.\tag{6.1}$$

The parameters  $\gamma_t$  and  $\lambda$  are the electron generating coefficient in the transition region and transition region length respectively. The parameter V is the voltage across device. Other parameters,  $C_0$  and  $\beta$ , can be determined by,

$$C_0 = \frac{\lambda}{2} + \left(\frac{n_c}{n_i}\right) \left(D - \frac{\lambda}{2}\right),\tag{6.2}$$

$$\beta = \frac{1}{4} \left( \frac{n_{\rm c}}{n_{\rm i}} - 1 \right)^3 + \frac{2}{3} \left( \frac{n_{\rm c}}{n_{\rm i}} - 1 \right)^2 + \frac{1}{2} \left( \frac{n_{\rm c}}{n_{\rm i}} - 1 \right). \tag{6.3}$$

Here  $n_i$  and  $n_c$  are ions concentration in insulation and conduction regions respectively. Also D is thickness of device film. The RESET procedure switching time from LRS to HRS is [8],

$$t_{\text{RESET}} = \frac{\left[\left(1 - \frac{n_{\text{c}}}{n_{\text{i}}}\right)D + 2C_{0}\right]\left(1 - \frac{n_{\text{c}}}{n_{\text{i}}}\right)D}{2\gamma_{\text{t}}\beta V\lambda}.$$
(6.4)

### 6.3 Material Implication Logic with Memristor

One of the specific realization of stateful logic with memristive device is material implication (IMP) [5]. Memristors can execute IMP logic as one of the fundamental Boolean logic operations. Memristor-based IMP gate is a simple circuit comprising of two electrically connected memristor devices and one grounded resistor. The IMP statement is defined as,

$$f = a \text{ IMP } b \cong a \to b \cong (a) \lor b \tag{6.5}$$

where f is only false if a is true and b is false. The IMP logic gate with memristor device is depicted in Fig. 6.2. Memristor A is considered as input memristor and memristor B is utilized as input/output device. The IMPLY logic with memristor has three main steps. Initializing the memristive devices based on the inputs is the first step. Then applying  $V_{\text{COND}}$  to memristor A and  $V_{\text{SET}}$  to memristor B simultaneously. The last step is reading out memristance of memristor B. In initialization of memristor devices each device based


Figure 6.2: (a) IMPLY truth table. (b) Schematic of memristor-based IMPLY logic gate.

on the input value should be set to logic 0 (HRS) or logic 1 (LRS). The truth table of material implication logic and schematic of the IMP gate is shown in Fig. 6.2. The  $V_{\text{COND}}$  voltage magnitude is considered lower than  $V_{\text{SET}}$  ( $|V_{\text{COND}}| < |V_{\text{SET}}|$ ). After this stage the output should be read by applying  $V_{\text{READ}}$  voltage pulse to the output memristor B. The resistance of  $R_{\text{G}}$  should be considered between  $R_{\text{LRS}}$  and  $R_{\text{HRS}}$  ( $R_{\text{LRS}} < R_{\text{G}} < R_{\text{HRS}}$ ). Also two  $V_{\text{COND}}$  and  $V_{\text{SET}}$  voltages are applied to the doped sides of A and B memristors respectively. The sequence of applying voltages to each memristive devices of the IMP gate in each stage for case 1 (a = 0, b = 0) is showed in Table. 1. In this case as it is stated in case 1 both devices should be adjusted to HRS initially. Therefore at first memristive device A should be switched with RESET pulse by duration of  $t_{\text{RESET}}$ . The same procedure is repeated again for device B in next step. At this point two devices are already switched to HRS state. Then  $V_{\text{COND}}$  and  $V_{\text{SET}}$  are imposed to A and B memristors. The voltage over the memristor B is determined by,

$$V_{\rm B} = \frac{R_{\rm HRS} + R_{\rm G}}{R_{\rm HRS} + 2R_{\rm G}} V_{\rm SET} + \frac{R_{\rm G}}{R_{\rm HRS} + 2R_{\rm G}} V_{\rm COND} \cong V_{\rm SET}$$
(6.6)

This voltage is enough to switch memristor B from HRS to LRS state. By considering the parameters in Table. 2 for device simulated in [8], -5.5 V for SET voltage and 5.5 V

Memristors	Init. A	Init. B	A IMP B	Read B
А	$V_{\text{RESET}}$	0	$V_{\rm COND}$	0
В	0	$V_{\text{RESET}}$	$V_{\rm SET}$	$V_{\rm READ}$

Table 6.1: Material implication logic applied voltage sequence for case 1.

for RESET voltage over the device, minimum  $t_{\text{SET}}$  and  $t_{\text{RESET}}$  are about 70 ps and 25 ps respectively. The SET and RESET time behavior toward sweeping voltage over device and ions concentration in insulation region ( $n_i$ ) parameters are displayed in Fig. 6.3. As it can be seen the worst speed performance is obtained in red region where  $n_i$  is about  $10^{14}$  cm<sup>-3</sup> and voltage is low (|V| < 2 V).

### 6.4 Memristor-based 4:2 Compressor Cell Designs

4:2 compressor cells are commonly utilized in high performance arithmetic systems and they are basic blocks in multipliers architecture. Parallel multipliers are consist of three main blocks: partial product generator, partial product reduction tree and final fast adder. Designing partial product tree is one of the key determining factors for improving speed, area and power consumption of multiplier. Several low power and high speed 4:2 compressor cell designs were presented by various digital logic style with conventional CMOS technology [9]. Memristor-based 4:2 compressor cell design can be applied in memristive crossbar architectures for signal processing application. The 4:2 compressor is a fiveinput/three-output device. It takes five equally weighted inputs  $(X_1, X_2, X_3, X_4, C_{IN})$  and produces a sum-bit (S), a carry-bit (C) and a carry-propagate-bit  $(C_{OUT})$ .

The Boolean expressions for outputs of 4:2 compressors are,

$$S = X_1 \oplus X_2 \oplus X_3 \oplus X_4 \oplus C_{\rm IN},\tag{6.7}$$



Figure 6.3: (a) SET time behavior by sweeping voltage and  $n_i$ . (b) RESET time behavior by sweeping voltage and  $n_i$ .

Parameters	Value	Parameters	Value	Parameters	Value
D(nm)	35	e(c)	$1.602 \times 10^{-19}$	$\gamma_{ m t}$	$2.3  imes 10^{-6}$
$\lambda_0(\mathrm{nm})$	0.05D	$w_0(\mathrm{nm})$	0.15D	$\gamma_{ m i}$	$1 \times 10^{-6}$
$A(\mu m^2)$	0.25	$n_{ m c}({ m m}^{-3})$	$8.75\times10^{22}$	$n_{ m i}({ m m}^{-3})$	$3 \times 10^{13}$

Table 6.2: Material implication logic applied voltage sequence for case 1.

$$C = (X_1 \oplus X_2 \oplus X_3 \oplus X_4) \cdot C_{\mathrm{IN}} + \neg (X_1 \oplus X_2 \oplus X_3 \oplus X_4) \cdot X_4, \tag{6.8}$$

$$C = (X_1 \oplus X_2) \cdot X_3 + \neg (X_1 \oplus X_2) \cdot X_1, \tag{6.9}$$

Two primitive representations of 4:2 compressor cell are illustrated in Fig. 6.4. First design is comprised of two cascaded Full-Adder (FA). Further minimization of this design produces another representation comprising of four XOR gates and two multiplexers (MUX). Since with combination of FALSE and IMPLY logic, complete logic can be created, all basic logic gates can be implemented by applying IMPLY logic gate [3]. For implementing 4:2 compressor with two cascaded FA design two memristor-based full-adder implemented in [5] and [10] are utilized for two separate designs. The design with [5] full-adder requires 8 memristors and 58 computational cycles to complete its task. While by utilizing [10] full-adder with the same quantity of memristors, 44 computational steps are needed



Figure 6.4: (a) FA design for 4:2 compressor. (b) XOR/MUX design.

to finish its operation. For designing 4:2 compressor with MUX/XOR design serial and parallel implementations can be applied. In the MUX/XOR design two blocks of XOR and MUX are required for implementation. The XOR block designed in [10] is utilized in two XOR/MUX designs of 4:2 compressor cells. The IMPLY-based implementation of applied XOR gate is [10],

$$A \oplus B = (A \text{ IMP } B) \text{ IMP } \neg (\neg A \text{ IMP } \neg B).$$
(6.10)

This XOR design can be implemented by 4 memristors in 9 computational steps. For MUX circuit previously in [11] a 2 to 1 multiplexer with 13 computational steps (including initialization of devices) is designed with 6 memristors. Here a memristor-based MUX circuit with material implication logic is proposed by 4 memristors and 7 computational steps. By considering initialization of input memristors it needs 10 computational steps to complete its task. The proposed design utilizes memristors A and X as input devices. Also memristor B used as both input and output memristor. An additional memristor Y is applied for storing the values and performing FALSE operation during the procedure. The

Step	Logic	Value
1	False(Y)	Y = 0
2	X IMP Y	$\mathbf{Y} = \neg X$
3	B IMP Y	$\mathbf{Y} = \neg B + \neg X$
4	A IMP X	$\mathbf{X} = \neg A \mathbf{+} X$
5	FALSE(B)	$\mathbf{B} = 0$
6	Y IMP B	$\mathbf{B} = \neg \mathbf{Y} = B.X$
7	X IMP B	$\mathbf{B} = \neg \mathbf{X} + (B.X) = A. \neg X + A.X$

Table 6.3: Memristor-based MUX computational steps.

Table 6.4: Memristor logic states for proposed MUX in each step.

Memristors	Α			B		X			Y	
Steps	In <sub>A</sub>	In <sub>B</sub>	5	6	7	In <sub>X</sub>	4	1	2	3
Case 1	0	0	0	0	0	0	1	0	1	1
Case 2	0	0	0	0	0	1	1	0	0	1
Case 3	0	1	0	0	0	0	1	0	1	1
Case 4	0	1	0	1	1	1	1	0	0	0
Case 5	1	0	0	0	1	0	0	0	1	1
Case 6	1	0	0	0	0	1	1	0	0	1
Case 7	1	1	0	0	1	0	0	0	1	1
Case 8	1	1	0	1	1	1	1	0	0	0
Value					Output					

computational steps and memristors logic states for proposed MUX are displayed in Table 3 and Table 4 respectively.

In first stage, logic statements of  $\neg B + \neg X$  and  $\neg A + X$  should be generated. This can be done in three steps. First, FALSE operation should be applied on Y device to set it to HRS (logic 0). Then,  $\neg X$  is stored in Y by utilizing IMPLY operation between X and Y device. Subsequently, by using IMPLY operation between B and Y the target logic statement of  $\neg B + \neg X$  is stored in Y device. Finally, with IMPLY operation between A and X devices,  $\neg A + X$  logic statement is stored in device X. Since an output of MUX device is  $A.\neg X + B.X$ , two stored logic statements in X and Y should be inverted first.

For this issue FALSE operation is applied to memristor B to change its state to HRS (logic 0). Then, inverse of the statement stored in Y is generated by IMPLY operation between Y and B and it is stored in B at the end of the step. The stored logic statement in B is B.X. In step 7 by IMPLY operation between X and B, the final logic statement stored in B becomes  $A.\neg X + B.X$ .

For serial implementation of 4:2 compressor XOR/MUX design, two different designs are proposed. First design has used the MUX circuit presented in [11] and the second design applied proposed MUX circuit. In XOR/MUX design with MUX circuit [11] 8 memristor devices are used and this design requires 64 computational steps. Second serial XOR/MUX design with proposed MUX circuit requires less devices and it has lower delay in comparison with first design. It needs 7 memristor devices for completing its task in 52 computational steps. Although these designs are efficient in terms of area and number of applied devices they are slower by considering current memristor technology and switching speed in comparison with conventional CMOS designs. For this purpose parallel implementation can be applied for increasing the speed of computations.

The parallel memristor-based XOR/MUX 4:2 compressor cell design requires 11 memristor devices and it requires 26 computational steps to finish its task as it is defined in Table 5. In this design, at first two XOR gates are implemented in parallel and it takes 9 steps for implementing them. The initialization of the input memristors is the first step for  $X_1$ ,  $X_2$ ,  $X_3$  and  $X_4$  devices. Also, all FALSE operations for 5 auxiliary memristors,  $M_{0,1,2,3,4,5}$ , are completed in the first step in parallel. After that, XOR and MUX implementations are done in parallel. This stage requires 9 computational steps since XOR design last 9 steps with initialization which is 2 cycles more than proposed parallel MUX. The output of the MUX is stored in  $X_3$  device in step 17 as  $C_{OUT}$  of 4:2 compressor. In step 18,  $C_{IN}$  is applied to initialize  $C_1$  and  $C_2$  devices and FALSE operation is done for  $X_2$ ,  $M_0$ ,  $M_1$ ,  $M_2$ ,  $M_3$  and  $M_4$ . In the last stage, XOR and MUX blocks are implemented in parallel to extract *C* and *S*. At the end of the procedure in step 26, device  $C_2$  is stored *C* and  $M_0$  is saved *S*.

#### 6. IMPROVEMENT ON IMPLY LOGIC DESIGN: MEMRISTOR-BASED 4:2 COMPRESSOR CELLS

By comparing proposed 4:2 compressor design in terms of delay with conventional CMOS designs with transmission gate and pass transistor logic in [9] the proposed parallel design showed acceptable speed performance. The delay of the circuits is determined by the time difference from when the inputs reach 10% of their swing until the output signal reaches 90% of its full potential measure. The worst case delay based on device parameter mentioned in Table 2 is 1.8 ns. Also in terms of area this model only applied 11 memristors while CMOS-based compressors with transmission gate and pass transistor logic are utilized 32 and 30 transistors respectively. The comparison for delay and device quantity per cell of the mentioned memristor-based designs with conventional CMOS designs are displayed in Fig. 6.5 and Fig. 6.6 respectively.



Figure 6.5: (a) FA design for 4:2 compressor. (b) XOR/MUX design.



Figure 6.6: (a) FA design for 4:2 compressor. (b) XOR/MUX design.

		4			4		-	
Steps	XOR1	XOR2	Steps	XOR3	MUX1	Steps	MUX2	XOR4
-	$M_{0,1,.}$	$_{2,3,4} = 0$	10	M	$_0$ IMP $M_1$	19	$X_4$ IM	$\mathbf{P}  \mathrm{M}_1$
7	$X_1$ IMP $M_0$	${ m X}_3~{ m IMP}~{ m M}_2$	11	${ m M}_0$ IMP ${ m X}_4$	${ m M_1}$ IMP ${ m X_2}$	20	$M_1$ IMP $X_2$	${ m X_4}~{ m IMP}~{ m M_0}$
e	${ m X}_2$ IMP ${ m M}_1$	${ m X}_4~{ m IMP}~{ m M}_3$	12	$M_2 IMP M_3$	${ m X}_2$ IMP ${ m M}_4$	21	${ m X}_2$ IMP ${ m M}_3$	$C_1$ IMP $M_4$
4	$X_1 IMP X_2$	$X_3$ IMP $X_4$	13	${ m M}_0~{ m IMP}~{ m M}_2$	${ m X}_3$ IMP ${ m M}_4$	22	$C_2 IMP M_3$	${ m X}_4$ IMP ${ m C}_1$
S	$M_0 IMP M_1$	$M_2 IMP M_3$	14	${ m X}_4$ IMP ${ m M}_3$	${ m X_1}$ IMP ${ m X_2}$	23	${ m X}_1$ IMP ${ m X}_2$	${ m M}_0~{ m IMP}~{ m M}_4$
9	$M_0 = 0$	$M_2 = 0$	15	$X_4 = 0$	$X_3 = 0$	24	$C_2 = 0$	$M_0 = 0$
2	$M_1 IMP M_0$	$M_3$ IMP $M_2$	16	${ m M}_3$ IMP ${ m X}_4$	${ m M_4}$ IMP ${ m X_3}$	25	$M_3$ IMP $C_2$	${ m M}_4~{ m IMP}~{ m M}_0$
8	${ m X_2~IMP~M_0}$	${ m X}_4~{ m IMP}~{ m M}_2$	17	${ m M}_2$ IMP ${ m X}_4$	$X_2 \text{ IMP } X_3 = C_{OUT}$	26	$X_2 \text{ IMP } C_2 = C$	$C_1 \text{ IMP } M_0 = S$
6	$M_{0,1,2,3,4} = 0$	$, X_2 = 0, X_4 = 0$	18	$M_{0,1,2,3,4} = 0$	$X_{1,2} = 0, C_{1,2} = C_{IN}$			

Table 6.5: Computations are shown for each step of memristor-based 4:2 compressor operation.

### 6.5 Conclusion

In this chapter, several memristor-based implementations by material implication logic for XOR/MUX and Full-adder based representation of 4:2 compressor are presented. The physical model of a VCM device is utilized to determine the SET and RESET time. The parallel implementation with memristor offers comparable speed with considerably less area in comparison with conventional CMOS-based peers that utilized pass transistor and transmission gate logic. Also all proposed memristor-based serial and parallel implementations of 4:2 compressor cells are compared with CMOS based design in terms of delay and number of device per cell.

## References

- [1] D. B. Strukov, G. S.Snider, D. R. Stewart, and R. S. Williams, "The Missing Memristor Found, Nature, Vol. 453, pp. 80-83, May 2008.
- [2] K. Bickerstaff, E. E. Swartzlander, "Memristor-based arithmetic," in Signals, Systems and Computers (ASILOMAR), 2010 Conference Record of the Forty Fourth Asilomar Conference on , vol., no., pp.1173- 1177, 7-10 Nov. 2010.
- [3] S. Kvatinsky, N. Wald, G. Satat, E. G. Friedman, A. Kolodny, and U. C. Weiser, "MRL Memristor Ratioed Logic," Proceedings of the International Cellular Nanoscale Networks and their Applications, pp. 1-6, August 2012.
- [4] Kvatinsky, Shahar, Dmitry Belousov, Slavik Liman, Guy Satat, N. Wald, E. G. Friedman, A. Kolodny, and U. C. Weiser. "MAGICmemristor aided LoGIC." IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 62, pp. 786790, 2014.
- [5] S. Kvatinsky, N. Wald, G. Satat, E. G. Friedman, A. Kolodny, and U. C. Weiser, "Memristor-based material implication (imply) logic: Design principles and methodologies," IEEE Transactions on Very Large Scale Integration (VLSI), vol. 22, pp. 20542066, 2013.
- [6] M. Teimoory, A. Amirsoleimani, A. Ahmadi, S. Alirezaee, S. Salimpour, M. Ahmadi, Memristor-Based Linear Feedback Shift Register Based on Material Implication Logic IEEE European Conference on Circuit Theory and Design (ECCTD), 2015.
- [7] R. Waser, R. Dittmann, G. Staikov, and K. Szot, Redox-based resistive switching memoriesnanoionic mechanisms, prospects, and challenges, Advanced Materials, no. 21, pp. 26322663, 2009.
- [8] L. Zhang , Z. Chen , J. J. Yang , B. Wysocki , N. McDonald and Y. Chen "A compact modeling of TiO2-TiO2-x memristor", Appl. Phys. Lett., vol. 102, no. 15, pp.153503 2013.

- [9] M. Howard, P. Mokrian, M. Ahmadi, and W. C. Miller, Power and delay analysis of 4:2 compressor cells, CAS-FEST of IEEE International Symposium on Circuits and Sysems (ISCAS), May 2005.
- [10] M. Teimoory, A. Amirsoleimani, J. Shamsi, A. Ahmadi, S. Alirezaee, M. Ahmadi, "Optimized implementation of memristor-based full adder by material implication logic," Electronics, Circuits and Systems (ICECS), 21st IEEE International Conference on, pp.562-565, Dec. 2014.
- [11] H. Owlia, P. Keshavarzi and A. Rezai. A novel digital logic implementation approach on nanocrossbar arrays using memristor-based multiplexers. Microelectronics journal. Elsevier, 45:597-603, 2014.
- [12] J. Shamsi, A. Amirsoleimani, S. Mirzakuchaki, M. Ahmadi, "Modular Neuron Comprises of Memristor-based Synapse," Neural Computing and Applications, pp. 1-11, 2015.

## Chapter 7

# Logic Design on Mirrored Memristive Crossbars

THIS chapter presents a hybrid CMOS-memristor logic design and implementation method on a novel mirrored crossbar architecture. The proposed structure supports in-memory computation and needs only one computational step to perform basic Boolean expressions. This logic can provide multiple fanins and/or fanouts, and does not have a destructive effect on input devices logical states. Various logic gates have been designed using the proposed structure. Simulation results and practical design constraints for different logic functions are presented, which confirms functionality of the method and its capability for large-scale memristive computations.

### 7.1 Introduction

Memristive crossbar array has been introduced as one of the promising candidates for future in-memory computation platforms due to the upcoming physical limitations on transistor scaling [1]. The non-volatility and high density in combination with logic implementation features make this device a viable alternative for the next generation of computers. Several memristor-based logic designs have been presented during recent years [2-6]. In resistance based designs, the logical state 0 and logical state 1 are represented by device high resistance ( $R_{\text{HRS}}$ ) and low resistance ( $R_{\text{LRS}}$ ) states, respectively. This two terminal device has variable resistance, as the voltage greater than device threshold voltage,  $V_{\text{TH}}$ , has been applied to it. It can store the last resistance value after the voltage is dropped below its threshold or it is unpowered.

In Memristor Ratioed Logic (MRL) [3], memristor device is considered only as a computational element and its voltage is treated as the logical state. MRL logic suffers from signal degradation for implementation of AND and OR operations. This logic requires CMOS inverter block to perform NAND and NOR operations. Recently, several pure memristive techniques have been studied for logic in memory implementation [9-11]. Material implication logic (IMPLY) [2] is a resistance-based memristive logic. This logic can be implemented on memristive crossbar array, but suffers from high delay for implementation of Boolean expressions due to its sequential nature. Furthermore, another drawback for IMPLY logic is, storing the output over one of the inputs. MAGIC logic [11] performs any basic Boolean expression in one step (without considering the initialization step). In MAGIC, the input devices states can be altered after the operation is finished for some input combinations. Also this logic family cannot provide multiple fanouts.

In this chapter, a novel logic design is presented which requires only a single step to perform any basic Boolean function. The basic logic gates are implemented on two mirrored memristive crossbar arrays. This logic design is capable of providing multiple fanins and fanouts. Also, input and output memristor devices are separate and logic operation does not have a destructive effect on the input devices states.

### 7.2 Proposed Logic Design

The proposed logic design comprises of memristor devices and a switch within logic gates. The memristor device has variable resistance and by applying a voltage higher than a specific threshold ( $V_{\rm TH}$ ) over it, the doping profile of transition oxide filament is changed between two main states: High Resistance State (HRS) and Low Resistance State (LRS). The resistance of the memristor devices represents the logical states in this logic. In this logic, high resistance ( $R_{\rm HRS}$ ) and low resistance ( $R_{\rm LRS}$ ) are considered as logic 0 and logic 1, respectively. The polarity of memristor is represented by a thick black bar. The resistance of memristor decreases as current flows into the device from the bar side (negative side) and it increases when current enters the device from the non-bar side (positive side). Here, memristor model [12] with threshold has been utilized for simulations. The input and output memristors are separate in this logic and the input devices' logical states are not altered during the operation. The inputs of this logic should be set based on the input combination in initialization stage. The proposed logic gates require only one computational step to perform their operations without considering the initialization step.

### 7.2.1 NOR Gate

In the proposed NOR gate two memristors  $(M_A, M_B)$  are connected in parallel. The positive side of these input devices is connected to the negative side of the grounded memristor  $(M_G)$ . The common node of these three devices is connected to the gate terminal of the switch. The source terminal of the switch is connected to the positive side of grounded output device  $(M_{OUT})$ . The voltage  $V_{COND}$  is applied to the negative side of input devices. The voltage  $V_{WR}$  is applied to drain terminal of the switch. The circuit schematic for NOR gate is illustrated in Fig.7.1(a). The inputs are resistances of memristors  $M_A$  and  $M_B$ . The output is the final resistance of memristor  $M_{OUT}$ . In the initialization stage, the input devices should be set to the desired states. Also,  $M_G$  and  $M_{OUT}$  devices should be set to low



Figure 7.1: The schematic of logic circuits. (a) NOR gate. (b) NAND gate.

resistance.  $V_{\text{COND}}$  is applied to the sensing branch, where the inputs and M<sub>G</sub> are placed. The value of  $V_{\text{COND}}$  should be selected in a range that the voltages over input memristors in the sensing branch become less than threshold voltage ( $V_{\text{TH}}$ ) of each input devices. The voltage over M<sub>G</sub> in the sensing branch,  $V_{\text{G}}$ , defines the switch (Q<sub>1</sub>) status. In the writing branch of the circuit,  $V_{\text{WR}}$  is applied to the drain of Q<sub>1</sub>. The voltage of  $V_{\text{WR}}$  should be sufficient to change the logical state of output device (M<sub>OUT</sub>). According to Kirchhoff's law, the  $V_{\text{G}}$  voltage can be determined by,

$$\frac{V_{\rm G}}{R_{\rm G}} + \frac{V_{\rm G} - V_{\rm COND}}{R_{\rm A}} + \frac{V_{\rm G} - V_{\rm COND}}{R_{\rm B}} = 0,$$
(7.1)

where  $R_A$ ,  $R_B$  and  $R_G$  are the memristances of  $M_A$ ,  $M_B$  and  $M_G$ , respectively. The  $V_G$  voltage is,

$$V_{\rm G} = V_{\rm COND} \left( \frac{R_{\rm G} \left( R_{\rm A} + R_{\rm B} \right)}{R_{\rm G} \left( R_{\rm A} + R_{\rm B} \right) + R_{\rm A} R_{\rm B}} \right).$$
(7.2)

Based on different input combinations the logic gate output can be concluded as follows:

#### A = 0, B = 0

In this case both input memristors,  $M_A$  and  $M_B$ , are initialized to the high resistance state  $(R_{HRS})$ , which corresponds to logic 0. The  $M_G$  device memristance is set to  $R_{LRS}$ . By assuming  $R_{HRS} \gg R_{LRS}$ , in the operation mode, when  $V_{COND}$  is applied to sensing branch, the voltage of  $V_G$  becomes,

$$V_{\rm G} = V_{\rm COND} \left( \frac{2R_{\rm HRS}R_{\rm LRS}}{2R_{\rm HRS}R_{\rm LRS} + R_{\rm HRS}^2} \right) \approx 0.$$
(7.3)

The voltage of  $V_{\rm G}$  becomes smaller than the threshold of the switch ( $V_{\rm Tsw}$ ). Therefore  $Q_1$  remains OFF and there is no current in the output device  $M_{\rm OUT}$ . The  $M_{\rm OUT}$  memristance remains on  $R_{\rm LRS}$  which corresponds to logic 1.

A = 0, B = 1

First step is initialization of  $M_A$  and  $M_B$  to  $R_{HRS}$  and  $R_{LRS}$ , respectively. In operation step, the voltage  $V_G$  becomes,

$$V_{\rm G} = V_{\rm COND} \left( \frac{R_{\rm HRS} R_{\rm LRS} + R_{\rm LRS}^2}{2R_{\rm HRS} R_{\rm LRS} + R_{\rm LRS}^2} \right) \approx \frac{V_{\rm COND}}{2}.$$
(7.4)

Since  $\frac{V_{\text{COND}}}{2}$  is greater than  $V_{\text{Tsw}}$ ,  $Q_1$  turns ON. The current goes through  $M_{\text{OUT}}$  device and the voltage of  $V_{\text{OUT}}$  becomes greater than  $V_{\text{TH}}$  of memristor. Therefore the memristance starts to change from  $R_{\text{LRS}}$  (logic 1) to  $R_{\text{HRS}}$  (logic 0).

A = 1, B = 0

In the initialization step,  $M_A$  and  $M_B$  are set to  $R_{LRS}$  and  $R_{HRS}$ , respectively. This case is exactly the same as the case 2 after initialization stage.

A = 1, B = 1

In operation step, the voltage  $V_{\rm G}$  becomes,

$$V_{\rm G} = V_{\rm COND} \left(\frac{2R_{\rm LRS}^2}{3R_{\rm LRS}^2}\right) = \frac{2V_{\rm COND}}{3}.$$
(7.5)

 $Q_1$  becomes ON, as voltage of  $\frac{2V_{\text{COND}}}{3}$  is greater than  $V_{\text{Tsw}}$ . Therefore, the current flows through the output device  $M_{\text{OUT}}$  and the voltage over it becomes greater than memristor threshold voltage  $V_{\text{TH}}$ . This results in changing the state of  $M_{\text{OUT}}$  from  $R_{\text{LRS}}$  (logic 1) to  $R_{\text{HRS}}$  (logic 0).

### 7.2.2 NAND Gate

The schematic of the proposed NAND gate circuit is shown in Fig.7.1(b). Two input memristors  $M_A$  and  $M_B$  are connected together in parallel similar to the NOR logic gate. The  $M_G$  memristor is placed on top of two parallel input devices and connected to the positive side of them. Two input devices are grounded from negative terminals. The  $V_{COND}$ is applied to negative side of  $M_G$ , where The memristances of  $M_G$  and  $M_{OUT}$  devices are initialized to  $R_{LRS}$  and  $R_{HRS}$ , respectively. The voltage  $V_G$  is determined by,

$$\frac{V_{\rm G}}{R_{\rm A}} + \frac{V_{\rm G}}{R_{\rm B}} + \frac{V_{\rm G} - V_{\rm COND}}{R_{\rm G}} = 0,$$
(7.6)

By simplifying this equation, the voltage  $V_{\rm G}$  becomes,

$$V_{\rm G} = V_{\rm COND} \left( \frac{R_{\rm A} R_{\rm B}}{R_{\rm G} \left( R_{\rm A} + R_{\rm B} \right) + R_{\rm A} R_{\rm B}} \right).$$
(7.7)

The proposed NAND gate output for different input combinations can be determined as follows:



Figure 7.2: The Schematic of the proposed logic gates. (a) OR gate. (b)AND gate. (c) NOT gate. (d) COPY circuit.

A = 0, B = 0

After the initialization step, The voltage  $V_{\rm G}$  in this case for operation mode becomes,

$$V_{\rm G} = V_{\rm COND} \left( \frac{R_{\rm HRS}^2}{2R_{\rm HRS}^2 + R_{\rm HRS}R_{\rm LRS}} \right) \approx \frac{V_{\rm COND}}{2}.$$
 (7.8)

This voltage is greater than  $V_{\text{Tsw}}$  and it turns  $Q_1$  ON. The current goes from  $V_{\text{WR}}$  voltage source to the output device,  $M_{\text{OUT}}$ . The resistance of the  $M_{\text{OUT}}$  starts to decrease from  $R_{\text{HRS}}$  (logic 0) to  $R_{\text{LRS}}$  (logic 1).

A = 0, B = 1

After initialization step, the voltage  $V_{\rm G}$  in operation step becomes,

$$V_{\rm G} = V_{\rm COND} \left( \frac{R_{\rm HRS} R_{\rm LRS}}{2R_{\rm HRS} R_{\rm LRS} + R_{\rm LRS}^2} \right) \approx \frac{V_{\rm COND}}{2}.$$
(7.9)

 $Q_1$  turns ON, as its gate voltage is greater than the threshold voltage,  $V_{Tsw}$ . The voltage over the output device ( $V_{OUT}$ ) becomes greater than the  $V_{TH}$  of memristor. The  $M_{OUT}$  device changes state from logic 0 to logic 1.

A = 1, B = 0

This case is exactly the same as case (2) after initialization step.

A = 1, B = 1

In this case, after initializing the devices to desired states, the voltage of  $V_{\rm G}$  in operation step becomes,

$$V_{\rm G} = V_{\rm COND} \left(\frac{R_{\rm LRS}^2}{3R_{\rm LRS}^2}\right) = \frac{V_{\rm COND}}{3}.$$
(7.10)

Since  $\frac{V_{\text{COND}}}{3}$  is lower than  $V_{\text{Tsw}}$ ,  $Q_1$  remains OFF. Therefore the output device remains on its last state (logic 0).

### 7.2.3 Other Logic Gates

The schematic of OR gate is illustrated in Fig. 7.2(a). The only difference with NOR gate is the  $M_{OUT}$  memristor polarity and initial memristance. The memristance of  $M_{OUT}$  is set to  $R_{HRS}$  (logic 0) initially. The proposed AND gate is illustrated in Fig. 7.2(b), which has a similar topology as the NAND gate but the polarity of  $M_{OUT}$  device is opposite. The memristance of  $M_{OUT}$  is set to  $R_{LRS}$  (logic 1) initially. In this design, NOT gate consists



Figure 7.3: The proposed architecture. (a) Block diagram of the proposed architecture. (b) Mirrored memristive crossbar architecture.

of two memristors,  $M_A$  (input device) and  $M_G$ , in sensing branch. As it is displayed in Fig. 2(c), the output device  $M_{OUT}$  is connected from its positive side to source terminal of  $Q_1$  and grounded from the other side. The schematic of NOT gate is displayed in Fig. 7.2(c). In initialization step, both of  $M_G$  and  $M_{OUT}$  devices are initialized to  $R_{HRS}$ . Here, COPY circuit is designed to store a value from one memristive cell to others. The proposed circuit schematic is displayed in Fig. 7.2(d). The polarity of  $M_{OUT}$  device and its initial memristance ( $R_{LRS}$ ) is its only difference from the NOT gate. The operation principles of OR, AND, NOT and COPY gates are presented in Table 7.1

T	able 7.1: The opera	ation princij	ples for OR, A	ND, NOT	and COF	PY circuits for diff	erent inpu	t combinations.		
Coco	OR		AND		Caso	NOT		COPY		
	$V_{ m G}$	ROUT	$V_{\rm G}$	$R_{\rm OUT}$	Case	$V_{\rm G}$	$R_{\rm OUT}$	$V_{\rm G}$	$R_{\rm OUT}$	
A = 0, B = 0	$V_{\rm COND}\left(\frac{2R_{\rm LRS}}{R_{\rm HRS}}\right)$	$R_{ m HRS}$	$\approx rac{V_{ m COND}}{2}$	$R_{ m HRS}$	$\mathbf{A} = 0$	VOND	$R_{ m LBS}$	VCOND	$R_{ m HBS}$	
A = 0, B = 1	$\approx \frac{V_{\text{COND}}}{2}$	$R_{ m LRS}$	$\approx \frac{V_{\text{COND}}}{2}$	$R_{ m HRS}$		7		77		
A = 1, B = 0	$\approx \frac{V_{\text{COND}}}{2}$	$R_{ m LRS}$	$\approx \frac{V_{\text{COND}}}{2}$	$R_{ m HRS}$	<u>A</u> - 1	$V_{2,2,\dots} \left( \frac{R_{\rm LRS}}{N} \right)$	$R_{rmc}$	$V_{2,2,} \left( \frac{R_{\rm LRS}}{N} \right)$	$R_{r,r,c}$	
A = 1, B = 1	2VCOND	$R_{ m LRS}$	VCOND	$R_{ m LRS}$		$VCOND \left( \frac{R_{HRS}}{R} \right)$	SHHar	$VCOND \left( \frac{R_{HRS}}{R} \right)$	SHUT	

#### 7. LOGIC DESIGN ON MIRRORED MEMRISTIVE CROSSBARS

 $\frac{R_{\rm HRS}}{R_{\rm LRS}}$ 

 $R_{
m LRS}$ 

## 7.3 Logic Synthesis on Mirrored Memristive Crossbars

The proposed logic design method can be realized on two mirrored memristive crossbar arrays (X and Z planes), which are connected to each other by switches. The proposed architecture is displayed in Fig. 7.3. This architecture is functional for implementation of other logic families, like MAGIC [11] and has a higher density in comparison with other hybrid CMOS-memristor architectures like 1T1M structure [9].

In each logic operation, one crossbar plane is used for implementation of sensing branch and the other one is used for writing branch. Hence, the inputs and outputs of each operation, are placed on different crossbar planes.

As can be seen in Fig. 7.3, multiple memristive devices  $(X_{11}, X_{12}, ..., X_{ij})$  in each row of the X-plane crossbar is connected with one switch  $(T_{XZ1}, T_{XZ2}, ..., T_{XZj})$  to the memristive devices  $(Z_{11}, Z_{12}, ..., Z_{ij})$  in corresponding column of the Z-plane crossbar. Furthermore, a row decoder is required to provide signals  $(DRX_1, ..., DRX_i, DRZ_1, ..., DRZ_i)$  to select the rows on both crossbar planes. Also, a column decoder is considered to generate column select signals  $(DCX_1, ..., DCX_j, DCZ_1, ..., DCZ_j)$  for both planes.

Two voltage controllers apply desired voltages to rows and columns of the architecture. The row and column voltage controllers are responsible to provide the voltage for each row  $(RX_1, ..., RX_i, RZ_1, ..., RZ_i)$  and column  $(CX_1, ..., CX_j, CZ_1, ..., CZ_j)$ , respectively. The voltages  $V_{\text{COND}}$  and  $V_{\text{PRO}}$  along with ground (0 V) and float status are provided by the voltage controllers.

The voltage  $V_{PRO}$  is applied to unselected lines to avoid unwanted changes in device states during the logic operation. This voltage should be chosen in a domain, which does not have an influence on the state of memristors in the unselected lines. The NOR-based architecture supports NOR and COPY operations in one step. Also, NAND-based architecture can be used to implement NAND logic in one step by reconfiguring the switches. All logic operations can be implemented by these architectures. For implementation of single NOR gate on a NOR-based architecture with  $i \times j$  crossbar arrays as sensing branch is placed on first row (RX<sub>1</sub>) of the X-plane crossbar, the voltage  $V_{\text{COND}}$  is applied to CX<sub>1</sub> and CX<sub>2</sub> columns. Column CX<sub>3</sub> is grounded and  $V_{\text{PRO}}$  voltage is applied to the rest of unselected columns (CX<sub>4</sub>, ..., CX<sub>j</sub>) and rows (RX<sub>2</sub>, ..., RX<sub>i</sub>). Then  $V_{\text{PRO}}$  voltage can be determined by,

$$(V_{\rm G} - V_{\rm COND}) \left( (R_{\rm X_{11}})^{-1} + (R_{\rm X_{12}})^{-1} \right) + V_{\rm G} R_{\rm LRS}^{-1} + (V_{\rm G} - V_{\rm PRO}) R_{\rm LRS}^{-1} \times (j-3) = 0.$$
(7.11)

The voltage  $V_{\text{PRO}}$  should be set at the same level of  $V_{\text{G}}$  ( $V_{\text{RX1}}$ ) to avoid change in state of unselected devices on row RX<sub>1</sub>. By considering  $V_{\text{PRO}} = V_{\text{G}}$ , for X<sub>11</sub> = 0, X<sub>12</sub> = 0 input combination, the voltage  $V_{\text{PRO}}$  is  $V_{\text{COND}}/(\alpha + 2)$  where  $\alpha = R_{\text{HRS}}/R_{\text{LRS}}$ . For X<sub>11</sub> = 1, X<sub>12</sub> = 1 input combination, the voltage  $V_{\text{PRO}}$  is  $2V_{\text{COND}}/3$ . By considering that  $\alpha$  has a high value,  $2V_{\text{COND}}/3$  is bigger than  $V_{\text{COND}}/(\alpha + 2)$ . The voltage  $|V_{\text{PRO}} - V_{\text{RX1}}|$  should be less than  $V_{\text{TH}}$ . By considering the appropriate configuration of applied voltages and lower number of alternate current paths within this structure in comparison with conventional crossbar, the sneak path effect is largely mitigated in the proposed design. In addition, logic implementation on two crossbar arrays which are isolated by transistor switches makes this design more resilient to form closed loops between logic input and output memristors.

The initialization procedure for this crossbar structure is a two-step process. It writes desired values on entire row of selected crossbar array. In the first step for writing logic 1 on target devices, a voltage of  $V_{\text{COND}}$  (>  $V_{\text{TH}}$ ) and  $V_{\text{PRO}}$  are applied to a selected row and all unwanted rows, respectively. Also, the columns on which logic 1 should be written, are grounded and a voltage  $V_{\text{PRO}}$  is applied to the other columns. In the second step, the selected row is grounded and the voltage of  $V_{\text{PRO}}$  is applied to all unwanted rows. Furthermore, a voltage of  $V_{\text{COND}}$  and  $V_{\text{PRO}}$  are applied to the columns which logic 0 should be written on and other columns, respectively. This step will write logic 0 on all target

devices in the selected row.

### 7.4 Simulation Results and Design Constraints

The proposed logic gates are simulated in Cadence Virtuoso and linear boundary drift memristor model with threshold and Biolek window function [12] are utilized for simulation. The 65nm CMOS technology has been utilized for the switch in logic gates. The circuits are designed by using the following parameters: D = 3 nm,  $R_{\text{HRS}} = 10 \text{ k}\Omega$ ,  $R_{\text{LRS}} = 1$ kΩ,  $\mu_v = 8 \times 10^{-8} \text{ m}^2 \text{ V}^{-1} \text{s}^{-1}$ ,  $V_{\text{TH}} = 0.8 \text{ V}$ , p = 2,  $V_{\text{Tsw}} \approx 450 \text{ mV}$ ,  $V_{\text{COND}} = 1.1 \text{ V}$ ,  $V_{\rm PRO} = 0.4$  V,  $V_{\rm WR} = 2.5$  V. Parameters D and  $\mu_v$  are device thickness and mobility of dopants, respectively. Parameter p is a positive integer in window function of the model and it adjusts the non-linearity of the model [12]. The behavior and speed of NOR, OR, NAND and AND gates are displayed in Fig. 7.4. The slowest input case is considered as delay for proposed logic gates. As it can be seen in Fig. 7.4(a), the proposed NOR gate has a delay around 1.356 ns for its slowest cases (A = 0, B = 1 and A = 1, B = 0). The parallel plate capacitance and line capacitance have been determined for each memristor in crossbar array. The parallel plate capacitance determined to be 205.32 aF by considering the plate area of device  $2500 \text{ nm}^2$ . The wire capacitance for each set of parallel wires in crossbar is determined to be  $2.68 \times 10^{-11}$  F/m, by considering half the spacing between wires and thickness of strips are 25 nm and 50 nm, respectively. This value is multiplied by 100 nm, the length of wire segments associated with each memristor in light of 25%packing density, and the wire capacitance per device has been obtained 2.68 aF. To determine the total capacitance for each device, the parallel plate capacitance of memristor is added to double the wire segment capacitance (for both horizontal and vertical wires). The total capacitance per each device is determined to be 216.51 aF. This capacitance has been added to the simulations in Cadence Virtuoso and it was determined that this was not enough capacitance to alter the operation in crossbar. The low  $R_{\text{HRS}}$  (10 k $\Omega$ ) of the device



Figure 7.4: The simulation results are for following logic gates: (a) NOR gate. (b) OR gate. (c) NOT gate. (d) NAND gate. (e) AND gate. (f) COPY circuit.

leads to an RC time constant of 2.16 ps which is negligible in comparison with the average operation time of the gates (1 ns). The delay and output final state error of the proposed logic gates are displayed in Table 7.2. This error is the percentage error of the final state of  $M_{OUT}$  device from the ideal value. The main source for the error is due to the model and by changing parameter p error has been altered.

The voltage over inputs in sensing branch should not change the input devices states. For having a non-destructive voltage over the inputs and right functionality of the gates to have right outputs value, the  $V_{\text{COND}}$  voltage should be selected in a specific range. The proposed logic gates can be implemented with multiple inputs. Design constraints for selecting  $V_{\text{COND}}$  of *n*-input version of the proposed logic gates are displayed in Table 7.3. These are

Logic	NOR	OR	NAND	AND	NOT
Delay (ns)	1.356	1.112	0.853	1.245	0.801
Error (%)	0.085	0.003	0.001	0.033	0.005

Table 7.2: Delay and output final state absolute error for each gate.

Table 7.3: Design constraints for  $V_{\text{COND}}$  in proposed logic gates.

Logic	Design Constraints - Multiple Inputs
NOR-OR	$\left(V_{\mathrm{Tsw}}\left(\frac{2R_{\mathrm{HRS}}+(n-1)R_{\mathrm{LRS}}^{n-1}}{R_{\mathrm{HRS}}+(n-1)R_{\mathrm{LRS}}^{n-1}}\right), V_{\mathrm{TH}}\left(2+\frac{n-1}{\alpha}\right)\right)$
NAND-AND	$\left(V_{\mathrm{Tsw}}\left(2+\frac{n-1}{\alpha}\right), V_{\mathrm{TH}}\left(n+\frac{1}{\alpha}\right)\right)$
NOT-COPY	$(2V_{ m Tsw}, 2V_{ m TH})$

valid values for  $V_{\text{COND}}$  which ensures the right functionality and avoiding logic failure for each logic gates. The  $V_{\text{COND}}$  should be selected in a domain which does not change the input devices state and can produce appropriate voltage  $V_{\rm G}$  for switching the CMOS during the operation. This design can provide right functionality even for input devices resistance states variation obtained after programming. NOR logic can tolerate variation in input devices resistance up to 40% and 20% for  $R_{\rm HRS}$  and  $R_{\rm LRS}$ , respectively. Also, the proposed design is feasible by considering a real device kinetics [7] and non-linear relationship of voltage and switching time with 50 mV/dec slope for voltage-switching time diagram [8]. In this design, each gate can have multiple fanouts. Multiple devices can be connected in parallel in the writing branch of the circuit as it is displayed in Fig. 7.5. With this feature, there will be no need for additional COPY operation in crossbar memory. Hence, it reduces the delay in large-scale computations considerably. In the proposed logic, the number of fanouts is limited and it is dependent to the drain source resistance of CMOS. The higher the number of the fanouts the lower the equivalent output devices resistance in the writing branch. This results in decreasing the voltage over the output devices. By reaching this voltage under threshold voltage of memristor ( $V_{\rm TH}$ ) the desired logic cannot be written over the output devices. The average total energy consumption per operation for proposed NOR gate is about 200 fJ. Unlike CMOS logic, the proposed logic does not need static



Figure 7.5: Multiple fanouts and simulation results for each output.

power and power for memory refresh in DRAM to keep the output. Also, SRAM has a leakage energy which does not exist in the memristor-based systems, because memristor does not require power to retain its memory state, and transistors in the crossbar arrays are only active during the logic operation or when read/write pulses are activated for memory operations. In addition, considering density and in memory computation capabilities of this approach, other implementation costs (i.e. area and speed) can be considerably lower in long term progress of this technology. As it can be seen in Fig. 7.6, XNOR logic is implemented with 3 computational steps on  $4 \times 4$  mirrored memristive crossbar arrays. The sequence of applied voltage levels to the corresponding rows and columns of the architecture are defined in Table 7.4. As it can be seen, for each computational step the applied voltage is displayed by a 16-bits word. The  $V_{\rm COND}$ ,  $V_{\rm PRO}$ , ground and float are displayed with c, p, g and f, respectively. The delay for implementation of XNOR function is 4.755 ns as it can be seen from simulation results in Fig. 7.7.

Ston	RX <sub>i</sub>	CXj	RZi	CZj
Sicp	i = 1,2,3,4	j = 1,2,3,4	i = 1,2,3,4	j = 1,2,3,4
1	fppp	$\operatorname{ccgp}$	ggff	fff
2	fgff	fff	ffpp	ccgp
3	pfpp	$\operatorname{ccgp}$	ffgf	fff

Table 7.4: The 16-bits words for voltage controller select signals in each step for XNOR implementation.

## 7.5 Conclusion

Hybrid CMOS-memristor based logic design is presented along with its implementation on crossbar arrays. The basic logic gates are implemented by proposed design. This logic requires only one computational step to perform any basic Boolean expression. The state of input devices remains unchanged during logic gates operation. An architecture presented by utilizing mirrored memristive crossbar arrays connected with CMOS switches for implementation of the proposed logic. Different logic functions are implemented with this architecture for testing the functionality of the design.



Figure 7.6: Implementation of XNOR function over two mirrored crossbar array.



Figure 7.7: The simulation results for XNOR implementation on two mirrored memristive crossbars. This results are extracted from  $Z_{32}$  device.

## References

- [1] S. H. Jo, et al., *High-Density Crossbar Arrays Based on a Si Memristive System*," Nano Letters, vol. 9, no. 2, pp. 870-874, 2009.
- [2] J. Borghetti, et al., "Memristive switches enable stateful logic operations via material *implication*," Nature, vol. 464, no. 7290, pp. 873-876, 2010.
- [3] S. Kvatinsky, et al., "*MRL-memristor ratioed logic*," in Proc. 13th Int. Workshop Cellular Nanoscale Netw. Appl., pp. 1-6, 2012.
- [4] L. Gao, et al., "*Programmable CMOS/memristor threshold logic*," IEEE Trans. Nanotechnol., vol. 12, no. 2, pp. 115-119, 2013.
- [5] G. Papandroulidakis, et al., "Boolean logic operations and computing circuits based on memristors," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 2, pp. 972-976, 2014.
- [6] L. Guckert, et al., "MAD Gates Memristor Logic Design Using Driver Circuitry," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. PP, no. 99, pp. 11, 2016.
- [7] E. Linn, et al., Applicability of Well-Established Memristive Models for Simulations of Resistive Switching Devices, IEEE Trans. Circuits Syst. I: Regular Papers, vol. 61, pp. 2402-2410, 2014.
- [8] S. Menzel, et al., *Physics of the switching kinetics in resistive memories*, Adv. Funct. Mater., vol. 25, pp. 6306-6325, 2015.
- [9] X. Zhu et al., "*Performing stateful logic on memristor memory*," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 60, no. 10, pp. 682-686, 2013.
- [10] Y. Zhang, et al., "A Novel Design for a Memristor-Based OR Gate," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 62, no. 8, pp. 781-785, 2015.
- [11] S. Kvatinsky et al., "Magic-memristor aided logic," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 11, pp. 895-899, 2014.

[12] Z. Biolek, et al., "SPICE model of memristor with nonlinear dopant drift," Radioengineering, vol. 18, no. 2, pp. 210-214, 2009.

## Chapter 8

## Conclusion

**R** SEARCH reported in this dissertation mainly focused on memristor device modeling and memristive computing systems. At first, a brief overview of the memristor device, definition, historical background, functionality and structure was presented. Subsequently, modeling of the memristor device was discussed. Modeling evolution of the memristor was explained and each important model was briefly discussed and used to simulate an *i-v* behavior of the fabricated Ag/TiO<sub>2</sub>/ITO device. Also, different state variables and window functions were discussed. Then, ultra-dense promising memristor crossbar architecture was introduced and READ and WRITE operations on each individual cells over this structure were defined. Also, the sneakpath problem over the crossbar was explained and some existing solutions to mitigate this problem were discussed. Memristor device potential applications are then defined. Different memory technologies were discussed and their important characteristics were highlighted. Also, a brief overview on the main memristive logic methods were presented, subsequently. Neuromorphic application of the memristor devices and their ability to reproduce STDP bio-inspired learning mechanism was discussed.

An accurate novel model was presented based on charge transport mechanisms in schottky barrier region. The state variable in this model was a quantity of oxygen vacancies near schottky barrier zone. Also, the modeling was based on the dominant current mechanism existing in schottky barrier zone during the device operation. The proposed model was tested and it showed high accuracy in comparison with the experimental data of a real Ag/TiO<sub>2</sub>/ITO fabricated device. Also, a SPICE code was developed and applied to simulate the device behavior in HSPICE software. The HSPICE simulation results for four different memristor devices confirmed the functionality of the proposed model. Also, the behavior of the proposed model was successfully tested toward different input waves with different frequencies. In addition, an error analysis was done by determining the RMS error of the simulation results and experimental data. The proposed model had 0.25 RMS error which is the lowest value in comparison with other models. This showed the proposed model has the highest accuracy to reproduce the non-linear behavior of the memristor devices.

Bio-inspired memristive neural networks were presented for pattern classification tasks by using unsupervised learning schemes. Understanding brain function as one of the most attractive topics in neuroscience can lead to finding new treatments for brain disease. Therefore, designing a bio-inspired system to model biological mechanism in brain is a crucial issue. A noble prize winner Hudgkin-Huxley neuron model which reproduces the most accurate biological behavior of the neurons in mammalian neocortex among its other peers is utilized in this bio-inspired network. Also, a memristor synapse as the closest electronic device which mimics real biological synaptic connection was utilized as the synapse in the proposed network. Therefore, this system is completely inspired by biology and due to the memristive implementation it represents a dense and nanoscale system. The memristive implementation of Hudgkin-Huxley neuron was discussed and a coupled HH neurons behavior was explained. The STDP learning mechanism was reproduced and pattern classification tasks were carried out which proved the functionality of the system. The same network was implemented by using a Morris-Lecar neuron model which is a more simplified model. A memristive implementation of Morris-Lecar neuron was explained and STDP learning mechanism was implemented by two coupled ML neurons. Also, a pattern classification tasks were successfully carried out by the proposed network with unsupervised learning scheme.

A novel memristive analog adder was designed for Continuous Valued Number System (CVNS). Analog computation with memristor can be possible due to the analog memory property of this device. Also, CVNS scheme is a recently proposed numbering system which can provide design with less wiring complexity and it has an error correction property. The proposed analog CVNS adder was designed based on addition and modulo operations. The memristive addition circuit was developed by only three memristors and the inputs were programmed as the memristance of the input memristors in the circuit. Also, output is a memristance of the output device. This makes the proposed design an efficient computing scheme which can store the result in the same platform that perform the processing and computation. Also, since the analog computation is based on multiple levels of the memory in a single device, it can provide larger scale of computation in comparison with its digital peers. The modulo operation in this circuit was done by adding two memristor devices in parallel with the addition circuit. A mapping circuit was designed to program and map the additional memristors to the desired value which provide the right functionality for the modulo operation step. Therefore, the modulo step was comprised of two main steps: mapping and modulo operation. In addition to the adder design, this has led to development of CVNS computing scheme for memristive systems. It was explained that the environment resolution of the system is directly related to the memristance ratio of the memristor devices applied in the design. High environment resolution will result in more different levels and larger domain of numbers in the system. The proposed CVNS adder was tested for different scenarios and numbers. The addition and modulo operation was tested successfully and the modulo operation showed a negligible error which was due to the mapping circuit and non-linear behavior of memristor devices.

A memristive 4:2 compressor cell which is one of the important blocks in multipliers architecture was designed with material implication logic (IMPLY). This work presented

different IMPLY based implementations of 4:2 compressor cell. At first two XOR/MUX and full adder-based implementations of 4:2 compressor were selected for memristive design. A memristive IMPLY-based multiplexer was designed by 4 memristors and 7 computational steps. Then, the existing optimized memristive IMPLY-based implementation of XOR and full adder was selected. Then, parallel and serial IMPLY-based scheduling for different implementations of 4:2 compressor circuit was assessed. The most efficient 4:2 compressor cell design was the parallel XOR/MUX design which requires 11 memristors and 1.8 ns delay. This implementation offers comparable speed with considerably less area in comparison with conventional CMOS-based circuits that utilized pass transistor and transmission gate logic.

A resistance-based novel memristive logic was presented. This logic is comprised of two sensing and writing circuit branches. The CMOS switch isolates two branches from each other. The sensing branch includes the input devices and based on the sensed voltage in sensing branch a CMOS switch status is defined and the writing branch is working correspondingly. Several logic gates like, OR, AND, NAND, NOR, NOT and COPY were designed with the proposed logic scheme. These gates were analyzed theoretically and simulated by Cadence to confirm their functionality. The proposed logic gates were tested successfully and provided desired output. This logic requires one computational step and it does not posses a destructive effect on the input devices during the logic operation. Also, it has a capability to provide multiple fanins and fanouts which omits the repetition in computations and reduces high volume of computations significantly. Also, a mirrored memristive corssbar array was proposed as a platform to implement this logic. This architecture was consisted of two memristor crossbar planes which is connected with CMOS switches based on the configuration in the proposed logic. The proposed platform can significantly reduces the alternate current paths as it isolates two crossbar planes from each other. Also, a larger combinational logic was implemented over the mirrored crossbar platform and it was successfully simulated by Cadence.

### 8.1 Future Work

In terms of future work, there are a number of areas worthy of further exploration.

### **Device Modeling**

Although the model works properly and it can reproduce an accurate non-linear behavior of the device in high resistance state and low resistance state, the proposed model needs to be simplified for application in large-scale simulations. Also, thermionic current effect can be taken into the account for future work and the behavior of the device in different frequencies for the model should be considered in the future. Therefore, developing a new model which is a simplified version of the current model by considering the behavior of the device in different frequencies and temperature (thermionic effect) can be a potential future work.

#### **Bio-inspired Neuromorphic Computing**

The proposed biological spiking neural networks are just using the STDP learning mechanism to do the simple pattern classification tasks. Therefore, these SNNs are unable to do larger classification and image processing tasks since STDP alone is not enough to perform such tasks successfully. For this purpose a lateral inhibition should be considered as well as STDP learning mechanism to help these bio-inspired network perform larger tasks. As a future work applying a lateral inhibition to the proposed networks and testing them to do a larger image and video processing tasks can be interesting.

#### **Memristive Analog Arithmetic**

The other potential future work is to work on the memristive CVNS system. This system can have an error correction scheme because of CVNS behavior and it can be a game changer in arithmetic and computing hardware implementation. Also, memristive CVNS multiplier can be designed based on the proposed scheme. The mapping circuit can be developed to reduce the error in modulo operation of the memristive CVNS adder.

#### Mirrored Memristive In-Memory Computing Architecture

After presenting the mirrored memristive logic, proposing a novel mirrored crossbar com-
puting architecture is a potential future work. In this work, the memory speed, bit density and power consumption in the proposed architecture can be analyzed. Also, the READ and WRITE operation along with sneak path effects can be assessed. Then, logic functions should be implemented within the proposed architecture and the control signals of rows and columns could be defined along with the method to access individual devices within the architecture.

## VITA AUCTORIS

**Amirali Amirsoleimani** was born in Babol, Mazandaran, Iran in 1988. He received the B.Sc. and M.Sc. degree from the Department of Electrical Engineering, Razi University, Kermanshah, Iran, in 2010 and 2013 respectively. He is currently pursuing the Ph.D.degree in Electronic Engineering with University of Windsor, Windsor, Ontario, Canada. He received IEEE Larry K. Wilson award for IEEE region 7 in 2016. He was the recipient of a best poster honorable mention award at International Joint Conference on Neural Network (IJCNN) 2017 in Alaska, USA. His research interests include Logic design, in-memory computing, RRAM, memristive circuits and VLSI circuit design.

## **Journal Publications**

- A. Amirsoleimani, M. Ahmadi, A. Ahmadi, "Logic design on mirrored memristive crossbars", in IEEE Transactions on Circuits and Systems II: Express briefs, February, 2017.
- A. Amirsoleimani, J. Shamsi, M. Ahmadi, A. Ahmadi, S. Alirezaee, K. Mohammadi, M. A. Karami, C. Yakopcic, O. Kavehei, S. Alsarawi, "Accurate Charge Transport Model for Nanoionic Memristive Devices", in Microelectronics Journal, December, 2017.
- A. Amirsoleimani, M. Ahmadi, A. Ahmadi, "Island-Style Memristive Crossbar Architecture for Logic and Memory Applications", (in progress) in IEEE Transactions on Circuits and Systems I: Regular Papers, February, 2017.
- M. Teimoory, A. Amirsoleimani, M. Ahmadi, A. Ahmadi, "A 2M1M crossbar architecture: Memory", Submitted in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, July, 2017.
- J. Shamsi, A. Amirsoleimani, K. Mohammadi, M. Ahmadi, "Modular Neuron Comprised of Memristor-Based Synapse", Neural Computing and Application, Springer Journal, pp. 1-6, January, 2015.

## **Conference Publications**

- A. Amirsoleimani, M. Ahmadi, A. Ahmadi. "STDP-based Unsupervised Learning of Memristive Spiking Neural Network by Morris-Lecar Model", (In press) in International Joint Conference on Neural Network (IJCNN), 2017 IEEE International Symposium on, May, 2017. (Best Poster Honorable Mention)
- A. Amirsoleimani, M. Ahmadi, A. Ahmadi. "A Memristive CVNS Analog Adder", (In press) in 2017 IEEE European Conference on Circuit Theory and Design (EC-CTD), 2017.
- M. Teimoory, A. Amirsoleimani, M. Ahmadi, A. Ahmadi. "A CMOS-Memristor Multiplier design based on Universal Logic Gates". (In press) in the 24th IEEE International Conference on Circuits and Systems (ICECS), 2017.
- A. Sasi, A. Amirsoleimani, M. Ahmadi, A. Ahmadi. "A Memristor-based Linear Feedback Shift Register Design". Submitted in 2017 IEEE Midwest Symposium on Circuits and Systems (ICECS), 2017.
- M. R. Jahromi, J. Shamsi, A. Amirsoleimani, K. Mohammadi, M. Ahmadi, "*Ultralow Power Op-Amp Compensated With Memristor*", in Electrical and Computer Engineering (CCECE), 2017 IEEE Canadian Conference on, 2017.
- S. Haghiri, S. Feizi, A. Amirsoleimani, A. Ahmadi, M. Ahmadi, "*Memristor-Based Binary Multiplier*", in Electrical and Computer Engineering (CCECE), 2017 IEEE Canadian Conference on, 2017.
- A. Amirsoleimani, M. Ahmadi, A. Ahmadi, M. Boukadoum, "Brain-inspired Pattern Classification with Memristive Neural Network Using the Hodgkin-Huxley Neuron", in Proceedings of the 23rd IEEE International Conference on Circuits and Systems (ICECS), December, 2016.
- A. Amirsoleimani, M. Ahmadi, M. Teimoory, A. Ahmadi, "4:2 compressor cells design with nanoionic memristive devices", in Circuits and Systems (ISCAS), 2016 IEEE International Symposium on, May, 2016.
- M. Teimoory, A. Amirsoleimani, A. Ahmadi, S. Alirezaee, S. Salimpour, M. Ahmadi, "*Memristor-Based Linear Feedback Shift Register Based on Material Implication Logic*", 2015 IEEE European Conference on Circuit Theory and Design (EC-CTD), pp. 1-4, August, 2015.
- J. Shamsi, A. Amirsoleimani, S. Mirzakouchaki, A. Ahmadi, S. Alirezaee, M. Ahmadi, "*Hyperbolic Tangent Passive Resistive-type Neuron*", Circuits and Systems (ISCAS), 2015 IEEE International Symposium on, May, 2015.

• M. Teimoory, A. Amirsoleimani, J. Shamsi, A. Ahmadi, S. Alirezaee, M. Ahmadi, *"Optimized Implementation of Memristor-based Full-adder by Material Implication Logic"*, Proceedings of the 21st IEEE International Conference on Circuits and Systems (ICECS), December, 2014.